Design of 15 level reduced switches inverter topology using multicarrier sinusoidal pulse width modulation

Selvabharathi Devadoss¹, Palanisamy Ramasamy¹, Amit², Aditya Agarwal², Saptarshi Gupta²

¹Department of Electrical and Electronics Engineering, Faculty of Engineering and Technology, SRM Institute of Science and Technology, Kattankulathur, India 603203

²Department of Electronics and Communication Engineering, Faculty of Engineering and Technology, SRM Institute of Science and Technology, NCR campus, Delhi-NCR Campus, Delhi Meerut Road, Modinagar, UP, India

Article Info

Article history:

Received Sep 09, 2021 Revised Nov 18, 2022 Accepted Nov 28, 2022

Keywords:

Coupled inductor DC-AC converter M-SPWM Multilevel inverter Switch level ratio Total harmonic distortion

ABSTRACT

In this proposed paper, multicarrier sinusoidal pulse width modulation (M-SPWM) method is implemented for design of 15 level reduced switches inverter topology. This inverter topology generates 15 level output-voltage with suitable switching pulse production using M-SPWM and altered level of voltages are attained with distinction of modulation index. The split inductor is used to diminish the harmonic content and flatted output current. This type of system which contains different range of different range of voltage supplies. As a result, this inverter reduces the difficulty in gating time calculation and there is no neutral point fluctuation issue. This paper illuminates the modes of switching and minimization of stress in voltage and harmonic diminution are examined. The grades of the projected multilevel inverter (MLI) system are verified using Matlab/Simulink and dsPIC controller respectively.

This is an open access article under the <u>CC BY-SA</u> license.



Corresponding Author:

Palanisamy Ramasamy

Department of Electrical and Electronics Engineering, Faculty of Engineering and Technology SRM Institute of Science and Technology, Kattankulathur, India 603203 Email: krspalani@gmail.com

1. INTRODUCTION

Multilevel voltage source inverters have been attracting a lot of coverage over the past few decades owing to their significant advantages, and have emerged as a practical option for high-power DC to AC conversion applications [1]–[4]. The amplitude of the voltage is raised using multilevel methodology, the tension in the switching devices is decreased, and the overall harmonics profile is enhanced. A multilevel inverter (MLI) is a linking system with several dc input rates (acquired from dc sources and/or capacitors) and semiconductor control devices to amalgamate a waveform of a staircase [5], [6]. For multilevel inverters three separate topologies have been proposed: diode-clamped [7] capacitor-clamped; and multi-cell cascaded with independent DC outlets. The power efficiency of multilevel converters is increased as the amount of rates at the output voltage decreases.

It also raises the number of switching devices and other parts, raises the difficulty of cost and control and helps to reduce the overall converter durability and performance. Multilevel inverter work proceeds to reduce the amount of switching devices counted and reduce the cost of producing, capacitor voltage balancing, which is the aim of our article [8]–[10]. This article is primarily regarding the topology of the h-bridge inverter. This multilevel inverter has the ability to be among three topologies most efficient. Because of its modularity it has the highest resistance, a function that enables the inverter to continue to work at lower power rates after cell failure [11]. After offering an description of multilevel inverters, we define our proposed five-level inverter.

Then we performed simulation tests that are obtained in the matlab-simulink setting. Eventually, we analyze the effects of the simulation and illustrate an change in the sinusoidal waveform [12].

Abundant modulation strategies were urbanized to organize converter power switches [13]. In that, the converter with high frequency pulse width modulation (PWM) methods like carrier based modulation, trapezoidal method, sinusoidal PWM, space vector modulation and multicarrier based PWM used [14], [15]. Moreover, selective and active harmonic exclusion nearest vector control method and synchronous optimal PWM are used for converter with low frequency PWM techniques [16], [17]. Reduced switches MLIs are predominantly used nearest state control and multicarrier based sinusoidal PWM (SPWM) schemes [18], [19].

In this projected work, system attains 15 level output voltage with minimized no of switches. It provides better description compare conventional methods like diminished total harmonic distortion (THD) low stresses across switches, and controlled output current and condense cost of the system. Switches used in this projected method are embarrassed by multicarrier based sinusoidal pulse width modulation, which avoids the shoot through problem.

2. POWER STAGE

2.1. Circuit configuration

Figure 1 shows the proposed novel topology for 15 level inverter. It consists of three DC source voltages are 10 V, 20 V and 40 V. The power switches S1, S2, S3, S4, S5, and S6 connected directly to DC sources, which decide the level output voltage from the proposed scheme. The switches S7, S8, S9, and S10 performing a voltage source inverter (VSI) bridge, which chooses the positive and negative assortment of output voltage ranges with R load is connected across bridge arrangement. The anticipated system generates 15 level output voltage with appropriate gate pulse production. Number devices used in this projected process determined by switch level ratio (SLR) relation, which enclose totally 10 power switches. Doesn't necessitate of any extra converter like boost or flyback or single-ended primary-inductor converter (SEPIC) converter to boost voltage to stability the required range.



Figure 1. Circuit diagram for 15-level inverter with reduced switches

2.2. Modes of operation

The projected scheme engenders 15 level output voltages (+ V_{dc} , +6/7 V_{dc} , +5/7 V_{dc} , +4/7 V_{dc} , +3/7 V_{dc} , +2/7 V_{dc} , +1/7 V_{dc} , 0, -1/7 V_{dc} , -2/7 V_{dc} , -3/7 V_{dc} , -4/7 V_{dc} , -5/7 V_{dc} , -6/7 V_{dc} , -V_{dc}).

- a) To acquire output voltage of $V_0 = +1/7 V_{dc}$, switches S2, S3, and S5 reserved on to get $1/7^{th}$ voltage from the power circuit and switches S7 and S10 are turned on to obtain positive level. Figure 2(a) illustrates the current flow path for this mode and Table 1 confirms the various switching permutation for 15 level output voltage.
- b) To acquire output voltage of $V_0 = +2/7 V_{dc}$, switches S1, S4, and S5 reserved on to find $2/7^{th}$ of supply voltage and from bridge circuit switches S7 and S10 are turned on to get optimistic level. Figure 2(b) demonstrates the current flow path for system.

- c) To accomplish output voltage of $V_0 = +3/7 V_{dc}$, switches S2, S4, and S5 kept on to get $3/7^{th}$ of supply voltage and from bridge circuit switches S7 and S10 are turned on to get optimistic level. Figure 2(c) demonstrates the current flow path for this mode.
- d) To achieve output voltage of $V_0 = +4/7 V_{dc}$, switches S1, S3, and S6 reserved on to get $4/7^{th}$ of supply voltage and from bridge course switches S7 and S10 are turned on to get positive output level. Figure 2(d) demonstrates the current flow path for this mode.

Table 1. Switching combinations of proposed system for 15-level output voltage

Similarly, the proposed system operated under different modes of operation, which is Table 1.

Level	Voltage ranges	On position
Ι	$+ V_{dc}$	S2, S4, S6, S7, S10
II	$+6/7 V_{dc}$	S1, S4, S6, S7, S10
III	$+5/7 V_{dc}$	S2, S3, S6, S7, S10
IV	$+4/7 V_{dc}$	S1, S3, S6, S7, S10
V	$+3/7 V_{dc}$	S2, S4, S5, S7, S10
VI	$+2/7 V_{dc}$	S1, S4, S5, S7, S10
VII	$+1/7 V_{dc}$	S2, S3, S5, S7, S10
VIII	0	S7, S9
IX	$-1/7 V_{dc}$	S2, S3, S5, S8, S9
Х	$-2/7 V_{dc}$	S1, S4, S5, S8, S9
XI	$-3/7 V_{dc}$	S2, S4, S5, S8, S9
XII	$-4/7 V_{dc}$	S1, S3, S6, S8, S9
XIII	$-5/7 V_{dc}$	S2, S3, S6, S8, S9
XIV	$-6/7 V_{dc}$	S1, S4, S6, S8, S9
XV	$-V_{dc}$	S2, S4, S6, S8, S9





(b)



Figure 2. Modes of operations positive and zero level: (a) +1/7 V_{dc} , (b) +2/7 V_{dc} , (c) +3/7 V_{dc} , and (d) +4/7 V_{dc}

Commonly voltage balancing evils happens due to non-uniform switching, non-ideal DC link capacitors, and asymmetrical commutation switches, unsymmetrical current and inoculation of current flow. It belongings on presentation of inverter humiliate, augment of voltage stress, supplementary harmonic twist and augment in load current magnitude. But this projected scheme evades above reveal restrictions, due to that capacitor balancing not obligatory.

MULTICARRIER SINUSOIDAL PULSE WIDTH MODULATION 3.

Multicarrier SPWM multicarrier sinusoidal pulse width modulation (MSPWM) control strategy is developed to acquire 15 level output from the projected system. In this technique sinusoidal reference is compared with multiple triangular carrier signal; by that the desired gate signal are engendered for switches placed in proposed 15-level inverter [20]–[23]. This method provides better performances compare to classical PWM methods. When number levels in the inverter increase with reduced number of switches, advanced PWM methods are not suitable like space vector pulse width modulation (SVPWM), hysteresis PWM, elimination-based methods [24], [25]. In this projected scheme, modulation index plays a major role to produce required gate pulses for the inverter circuit. Modulation index M_i is written as:

$$M_i = \frac{V_{sin}}{3 \times V_{tag}} \tag{1}$$

Then the output voltage of projected scheme based on the applied input voltage and modulation index, which is defined as:

$$V_0 = M_1 \times V_{dc} \tag{2}$$

To acquire 15 level output from the projected system, sinusoidal reference is compared with other signals, Figure 3 shows the M-SPWM with sine type reference signal, triangular type carrier signal and gate pulses. Based on this assessment gating pulse engendered for the power devices of projected inverter, this is distinct as:

- $V_{sin} < 0 \text{ and } V_{sin} > V_{tag1} \longrightarrow S1 \text{ switched ON}$ $V_{sin} > 0 \text{ and } V_{sin} < V_{tag2} \longrightarrow S2 \text{ switched ON}$
- $V_{sin} > V_{tag4} \longrightarrow S4 \text{ switched ON and } V_{sin} < V_{tag4} \longrightarrow S3 \text{ switched ON}$ $V_{sin} > V_{tag5} \longrightarrow S5 \text{ switched ON and } V_{sin} < V_{tag4} \longrightarrow S6 \text{ switched ON}$ $V_{sin} > V_{tag6} \longrightarrow S7 \text{ switched ON}$ $V_{sin} > V_{tag3} \longrightarrow S8 \text{ switched ON}$



Figure 3. MSPWM reference and carrier types signal and gating pulses

4. SIMULATION RESULTS

The projected 15 level inverter topology is replicated using Matlab/Simulink 2016a. The simulation results are acquired with switching frequency of 10 kHz and gating pulses are engendered using M-SPWM with partial output (PO) technique. Projected scheme includes of three dc voltage input of $V_a = 10$ V, $V_b = 20$ V and $V_c = 40$ V. The simulation results projected system has the subsequent characters:

- It accomplishes diodes and passive components, when number level augment, tradition of diode will enlarge.
- Complication of the controller is supplementary, when integer of level augments.

The 15-level inverter includes power circuit and MSPWM technique. It includes proportional integral (PI) controller to tune actual voltage as a sinusoidal voltage. The projected 15-level output with 69.56 V, which is revealed in Figure 4. Total harmonic deformation for voltage range and proscribed current of planned 15 level schemes is 10.38% and 6.36% correspondingly, which is uncovered in Figure 5(a) and Figure 5(b). In Figure 6 shows inverter productivity voltage with attached inductor, which is worn to flat output voltage and current and also abolishs the tradition transformer that can diminish cost of the scheme and leakage current issues. Mi will formulate a pronouncement the output voltage ranges. When modulation index Mi of 0.75 with voltage of 48.9 V and Mi of 0.81 with voltage of 64.9 V and Mi of 0.95 with output voltage of 68.96 V, which is Figure 7(a), Figure 7(b) and Figure 7(c). In Figure 8 shows the comparison between number of levels and modulation index and Figure 9 shows comparison between SLR ratio and multilevel inverter.



Figure 4. 15 level output voltage waveform



Figure 5. THD analysis: (a) output voltage and (b) controlled current





TELKOMNIKA Telecommun Comput El Control, Vol. 21, No. 1, February 2023: 214-222



(c)

Figure 7. Output voltage for various MI: (a) 0.75, (b) 0.81, and (c) 0.955



Figure 8. number of levels VS modulation index

Figure 9. SLR ratio VS multilevel inverter

5. EXPERIMENTAL RESULTS AND DISCUSSION

To verify the simulation results of proposed novel 15-level inverter, the experimental setup was developed using dsPIC controller. The proposed novel 15-level inverter is connected and various parameters are calculated the resistive load condition. In Figure10 shows 15-level output voltage waveform, with 120 V and Figure 11(a) and Figure 11(b) shows the gating pulse for switches S1 and S2 for respectively. Voltage across the various switches has different voltage level, which is Figure 12.







(a)



(b)

Figure 11. Gating pulses of proposed system: (a) S1 and (b) S2 $\,$



Figure 12. Voltage across switch S1 and S2

This paper is recognized an innovative 15 level DC-AC converters with determined switches. Based on SLR relation the number of devices and level of inverter can be accomplished. Projected inverter power devices are controlled by MSPWM control, and with help of coupled inductor which recommend high reliability output voltage and low leakage current issues. At the same time, plummeting of capacitor balancing, diminish the harmonic ranges and obtain approach from the shoot-through case. The projected 15-level inverter can achieve superior efficiency, low cost and elevated consistency. 15 level output voltage with help of 10 power switches with Mi = 0.95 and different level of output voltages are obtained with variation of Mi. Accomplished better current control and voltage control of 15-level proposed inverter scheme with THD of 6.26% and 10.28% respectively.

REFERENCES

- J. -S. Lai and F. Z. Peng, "Multilevel converters-a new breed of power converters," in IAS '95. Conference Record of the 1995 IEEE Industry Applications Conference Thirtieth IAS Annual Meeting, 1995, pp. 2348-2356 vol. 3, doi: 10.1109/IAS.1995.530601.
- [2] K. C. A. de Souza, M. R. de Castro, and F. Antunes, "A DC/AC converter for single-phase grid-connected photovoltaic systems," in *IEEE 2002 28th Annual Conference of the Industrial Electronics Society. IECON 02*, 2002, pp. 3268-3273 vol. 4, doi: 10.1109/IECON.2002.1182922.
- [3] T. Kerekes, R. Teodorescu, C. Klumpner, M. Sumner, D. Floricau, and P. Rodriguez, "Evaluation of three-phase transformerless photovoltaic inverter topologies," in 2007 European Conference on Power Electronics and Applications, 2007, pp. 1–10, doi: 10.1109/EPE.2007.4417475.
- [4] H. Xiao and S. Xie, "A ZVS bidirectional DC–DC converter with phase-shift plus PWM control scheme," *IEEE Transactions on Power Electronics*, vol. 23, no. 2, pp. 813–823, 2008, doi: 10.1109/TPEL.2007.915188.
- [5] R. Palanisamy, V. Shanmugasundaram, S. Vidyasagar, and K. Vijayakumar, "A comparative analysis of hysteresis current control SVM and 3D-SVM for 3-level NPC inverter," *Journal of Circuits, Systems and Computers*, vol. 31, no. 02, 2022, doi: 10.1142/S0218126622300021.
- [6] D. Xu, C. Zhao, and H. Fan, "A PWM plus phase-shift control bidirectional DC–DC converter," *IEEE Transactions on Power Electronics*, vol. 19, no. 3, pp. 666–675, 2004, doi: 10.1109/TPEL.2004.826485.
- T. A. Meynard *et al.*, "Multi-cell converters: derived topologies," *IEEE Transactions on Industrial Electronics*, vol. 49, no. 5, pp. 978-987, 2002, doi: 10.1109/TIE.2002.803189.
- [8] S. Inoue and H. Akagi, "A bidirectional DC-DC converter for an energy storage system with galvanic isolation," *IEEE Transactions on Power Electronics*, vol. 22, no. 6, pp. 2299–2306, 2007, doi: 10.1109/TPEL.2007.909248.
- [9] U. K. Madawala and D. J. Thrimawithana, "A bidirectional inductive power interface for electric vehicles in V2G systems," *IEEE Transactions on Industrial Electronics*, vol. 58, no. 10, pp. 4789–4796, 2011, doi: 10.1109/TIE.2011.2114312.
- [10] R. Latha, C. Bharatiraja, R. Palanisamy, Sudeepbanerji, and S. S. Dash, "Hysteresis current controller based transformerless split inductor-NPC - MLI for grid connected PV- system," *Procedia Engineering*, vol. 64, pp. 224–233, 2013, doi: 10.1016/j.proeng.2013.09.094.
- [11] P. Ramasamy, K. Balasubramanian, and F. S. Mahammad, "Comparative analysis of 3D-SVM and 4D-SVM for five-phase voltage source inverter," *International Transactions on Electrical Energy Systems*, vol. 31, no. 12, 2021, doi: 10.1002/2050-7038.13138.
- [12] D. Ghaderi, D. Molaverdi, A. Kokabi, and B. Papari, "A multi-phase impedance source inverter with an improved controller structure," *Electrical Engineering*, vol. 102, no. 2, pp. 683–700, 2020, doi: 10.1007/s00202-019-00903-9.
- [13] H. Fan and H. Li, "High-frequency transformer isolated bidirectional DC–DC converter modules with high efficiency over wide load range for 20 kVA solid-state transformer," *IEEE Transactions on Power Electronics*, vol. 26, no. 12, pp. 3599–3608, 2011, doi: 10.1109/TPEL.2011.2160652.
- [14] R. Palanisamy, K. Vijayakumar, T. M. T. Thentral, S. Usha, and K. Balasubramanian, "A hysteresis space vector modulation for interleaved Vienna rectifier fed 3-level neutral point clamped inverter system," *International Transactions on Electrical Energy Systems*, vol. 31, no. 8, 2021, doi: 10.1002/2050-7038.12983.
- [15] R. Palanisamy and K. Vijayakumar, "SVPWM for 3-phase 3-level neutral point clamped inverter fed induction motor control," *Indonesian Journal of Electrical Engineering and Computer Science*, vol. 9, no. 3, pp. 703-710, 2018, doi: 10.11591/ijeecs.v9.i3.pp703-710.
- [16] R. A. Ahmed, S. Mekhilef, and H. W. Ping, "New multilevel inverter topology with minimum number of switches," in TENCON 2010 - 2010 IEEE Region 10 Conference, 2010, pp. 1862–1867, doi: 10.1109/TENCON.2010.5686368.
- [17] H. A. -Rub, J. Holtz, J. Rodriguez and G. Baoming, "Medium-Voltage Multilevel Converters—State of the Art, Challenges, and Requirements in Industrial Applications," in *IEEE Transactions on Industrial Electronics*, vol. 57, no. 8, pp. 2581-2596, 2010, doi: 10.1109/TIE.2010.2043039.
- [18] M. A. Hannan, Z. A. Ghani, M. M. Hoque, P. J. Ker, A. Hussain, and A. Mohamed, "Fuzzy logic inverter controller in photovoltaic applications: issues and recommendations," *IEEE Access*, vol. 7, pp. 24934–24955, 2019, doi: 10.1109/ACCESS.2019.2899610.
- [19] T. M. T. Thentral *et al.*, "Development of control techniques using modified Fuzzy based SAPF for power quality enhancement," *IEEE Access*, vol. 9, pp. 68396–68413, 2021, doi: 10.1109/ACCESS.2021.3077450.
- [20] M. R. bin Ghazali, M. A. bin Ahmad, and R. M. T. bin R. Ismail, "Adaptive safe experimentation dynamics for data-driven neuroendocrine-PID control of MIMO systems," *IETE Journal of Research*, vol. 68, no. 3, pp. 1611-1624, 2022, doi: 10.1080/03772063.2019.1656556.
- [21] N. A. Rahim, K. Chaniago, and J. Selvaraj, "Single-phase seven-level grid-connected inverter for photovoltaic system," *IEEE Transactions on Industrial Electronics*, vol. 58, no. 6, pp. 2435–2443, 2011, doi: 10.1109/TIE.2010.2064278.
- [22] K. Hasegawa and H. Akagi, "A new DC-voltage-balancing circuit including a single coupled inductor for a five-level diodeclamped PWM inverter," in 2009 IEEE Energy Conversion Congress and Exposition, 2009, pp. 2153–2159, doi: 10.1109/ECCE.2009.5316393.
- [23] A. Rezvani, A. Khalili, A. Mazareie, M. Gandomkar, "Modeling, control, and simulation of grid connected intelligent hybrid battery/photovoltaic system using new hybrid fuzzy-neural method," *ISA Transactions*, vol. 63, pp. 448-460, 2016, doi:10.1016/j.isatra.2016.02.013.
- [24] G. Prakash M., Balamurugan M., and Umashankar S., "A new multilevel inverter with reduced number of switches," International Journal of Power Electronics and Drive Systems (IJPEDS), vol. 5, no. 1, pp. 63-70, 2014. [Online]. Available:

https://pdfs.semanticscholar.org/a221/37e95f90f5e9c8b406b7fa5e6a99fd382d16.pdf

- [25] R. A. R. Sekar and D. A. Prasad, "Improved transformerless inverter for PV grid connected sower system by using ISPWM technique," *International Journal of Engineering Trends and Technology (IJETT)*, vol. 4, no. 5, pp. 1512–1517, 2013. [Online]. Available: https://ijettjournal.org/volume-4/issue-5/IJETT-V4I5P40.pdf
- [26] R. S. Alishah and S. H. Hosseini, "A new multilevel inverter structure for high-power applications using multi-carrier PWM switching strategy," *International Journal of Power Electronics and Drive Systems*, vol. 6, no. 2, pp. 318-325. [Online]. Available: https://ijpeds.iaescore.com/index.php/IJPEDS/article/view/5129/4478

BIOGRAPHIES OF AUTHORS



Selvabharathi Devadoss **D** SI **D** Perceived B. E degree in ECE from Valliammai Engg college, Affiliated to Anna University, Tamil Nadu, India in the2007, and received the M. Tech degree in Power Electronics and Drives from SRM University, Kattankulathur, Tamilnadu, India in 2012. He is currently working as an Assistant Professor in EEE department at SRM Institute of Science and Technology, Kattankulathur India. His research interest includes advancing the battery health management techniques for real time monitoring and diagnostics. He can be contacted at email: dsbsrm@gmail.com.



Palanisamy Ramasamy D R Received the B.E. degree in electrical and electronics engineering from Anna University, India, in 2011, and the M.Tech. degree in power electronics and drives and the Ph.D. degree in power electronics from the SRM Institute of Science and Technology, Chennai, India, in 2013 and 2019, respectively. He is currently working as an Assistant Professor with the Department of Electrical Engineering, SRM Institute of Science and Technology. He has published more than 95 international and national journals. His research interests include power electronics multilevel inverters, various PWM techniques for power converters, FACTS controllers, and grid connected photovoltaic systems. He can be contacted at email: krspalani@gmail.com.



Amit D 🔀 🖾 C He is currently working as Assistant Professor in the department of Electronics and Communication Engineering, SRM Institute of Science and Technology, NCR Campus Modinagar, Ghaziabad, Uttar- Pradesh. He is pursuing his Ph.D. from Uttarakhand Technical University, Dehradun, Uttarakhand. He obtained his M.Tech. in VLSI Design from SRM IST Chennai. He has more than 10 years of experience in academic teaching. He can be contacted at email: amitd@srmist.edu.in.



Aditya Agarwal i Kiele K



Saptarshi Gupta io 🕅 🖾 C Received the B. Tech degree in Electronics and Communication Engineering from West Bengal University of Technology, West Bengal, India in 2008, M. Tech degree in Digital communication and Networking from SRM University, Chennai, India in 2010, and completed Ph. D degree in Antenna Design from Noida International University, Gautam Budh Nagar, India in 2020. During 2010-2013 he was working as a Lecturer in the Department of Electronics & Communication Engineering, All Nations University, Koforidua, E/R, Ghana, West Africa. He has visited several foreign countries e.g.: Ghana (West Africa), Togolese Republic (West Africa), and Dubai (United Arab Emirates). Currently he is working as an Assistant Professor in ECE Department at SRM Institute of Science and Technology, Ghaziabad, India. His research interests include Antenna Theory, Digital Communication, and Computer Communication. He can be contacted at email: ece.saptarshi@gmail.com.