# Proposing a new method for calculating DC sources in an extended multilevel converter 

Afzal Keivanlou Shahrestanaki ${ }^{1}$, Rahim Ildarabadi ${ }^{1}$, Mahmoud Zadehbagheri ${ }^{2}$, Tole Sutikno ${ }^{3,4}$<br>${ }^{1}$ Department of Electrical Engineering, Hakim Sabzevari University, Sabzevar, Iran<br>${ }^{2}$ Department of Electrical Engineering, Yasuj Branch, Islamic Azad University, Yasuj, Iran<br>${ }^{3}$ Master Program of Electrical Engineering, Faculty of Industrial Technology, Universitas Ahmad Dahlan, Yogyakarta, Indonesia<br>${ }^{4}$ Embedded System and Power Electronics Research Group, Yogyakarta, Indonesia

## Article Info

Article history:
Received Sep 9, 2023
Revised Dec 6, 2023
Accepted Dec 15, 2023

## Keywords:

Cascaded
H -bridge
Multilevel inverter
Power electronics
Switches
Topology


#### Abstract

In this paper, we propose a method for calculating the DC source amplitude in an extended multilevel inverter (MLI) structure so that the maximum number of levels and the output voltage waveform are as close as possible to the sinusoidal wave with minimum total harmonic distortion (THD). For the developed structure, three algorithms are suggested to determine the amounts of DC voltage resources. The first important point about choosing the right amounts for the DC resources is that the number of levels should be as large as possible, and the second important point is that the intervals between the levels should be the same throughout the waveform. By observing these two points, the output voltage waveform can be as near as possible to the sinusoidal wave that we want. In this study, we used iteration-based methods to find suitable values for DC sources. Simulation results are offered to confirm the capability of the extended multilevel converter. After we solved the problem through calculation and analysis, a code was written in MATLAB with the aim that this time the code will tell us for what values of DC sources we will have the largest number of levels and as we expected, the output of the MATLAB code confirmed the correctness of the calculations.


This is an open access article under the CC BY-SA license.


## Corresponding Author:

Rahim Ildarabadi
Department of Electrical Engineering, Hakim Sabzevari University
Sabzevar, Iran
Email: r.ildar@hsu.ac.ir

## NOMENCLATUR

$I(t)$ : Instantaneous current
$n_{p}$ : Number of voltage levels
$V_{A N}(t)$ : Voltage of phase-to-neutral
$I_{c}$ : Current of conduction (through the switches)
$N_{\text {level }}$ : Number of levels (output voltage waveform)
$N_{\text {switch }}$ : Number of switches
$T_{S-o n}$ : Time switch (turn on)
$V(t)$ : Instantaneous voltage
$A_{k}$ : Switching angle
$d(t)$ : Instantaneous duty cycle
$V_{u c}$ : Upper arm instantaneous capacitor voltage
$M$ : Index of modulation
$N_{L}$ : Number of voltage levels
$V_{A B}(t)$ : Instantaneous output voltage (line-to-line)
$N_{c}$ : Number of capacitors (each arm)
$V d c$ : DC voltage source (isolated)
$N_{\text {step }}$ : Number of steps
$T s_{-o f f}$ : Time switch (turn off)
$T_{\text {total }}$ : Time total (switch is on)
$V_{\text {Block }}$ : Blocking voltage (switch)
$V_{c}$ : Voltage of conduction (through the switches)
$\theta_{o}$ : Phase-shifted sinusoidal modulator
$V_{n}(t)$ : Instantaneous voltage (switch of the nth inverter leg)
$f_{o}$ : Frequency modulator

$$
\begin{aligned}
& W_{o}: \text { Angular frequency modulation } \\
& V_{L C}: \text { Lower arm capacitor voltage }
\end{aligned}
$$

$V_{o f}$ : Voltage magnitude of fundamental component
$V_{o i}$ : Voltage magnitude of harmonic components

## 1. INTRODUCTION

For the first time, David Prince published an article titled "Inverter" in General Electric Review in 1925. In that article, he listed almost all the parts needed in inverters [1]. Currently, inverters have become an integral part of many electrical appliances, from household appliances such as refrigerators and washing machines to advanced industrial and military equipment. From another viewpoint, inverters are used in all stages from producing electricity in power plants and transmission lines to the customer end. In simple terms, an inverter is a device that converts DC voltage to AC voltage with the desired frequency and amplitude [2]-[4]. There are different types of inverters depending on the type of application as well as the type of circuit topology. One of the most widely used inverters is multilevel inverters (MLIs), which have been widely studied today. The most important challenge for this type of inverter is to increase the number of output voltage levels to bring the output voltage waveform closer to the sine wave, as well as to reduce the number of components and voltage sources used in them, provided that reducing the components does not reduce the quality of the output waveform, and we see that many papers have been published in recent years with the phrase "reduced device count" and similar phrases in the title of the paper [5]-[8]. Today, MLIs are used in a variety of industrial applications. Such as renewable energy (RE) and flexible AC transmission system (FACTS) devices. Multilevel converters have many benefits, such as improving the output voltage, reducing the total harmonic distortion (THD) and reducing the stress on the switches compared to typical two-level converters [9].

MLIs have several different topologies, such as H-bridges, neutral point clamps (NPCs), and flying capacitors (FCs). They can also be used to drive induction motors. One of the most popular topologies for induction motor drives is the NPC type introduced in [10], in which the voltage of capacitors is unbalanced and requires balancing methods [11]. FC topology was introduced in the 1990s by Lavieville et al. [12]. A cascaded H-bridge (CHB) multilevel converter was introduced in [13]. It is a suitable topology for FACTS devices such as STATCOM. The disadvantages that can be considered are the level of reliability due to the use of a high number of parts [14] and the high variety in the magnitude of DC voltage sources in CHB inverters [15]. The most common configurations for CHB topology are binary and binary; if each voltage source is twice the previous source, the configuration will be binary, and if it is three times, the configuration will be trinary [16], [17].

A new structure of high-level multilevel converter is presented in [18]. The problem focuses on minimizing the number of power MOSFETs for a given number of levels. Different combinations of topologies are presented and the corresponding mathematical relations are obtained. This paper offers optimized curves to obtain the relationship between the minimum number of power semiconductors required for a given number of levels. For example, a CHB converter with three batteries can produce 15 voltage levels in binary and 27 voltage levels in trinary configurations. Therefore, choosing the value of DC sources in multilevel inverters can be one of the most challenging steps for design and researchers may propose several methods for selecting the amplitude of dc sources for each presented topology [19], [20].

PV system converters usually include two section: A DC to DC converter and a PWM inverter. This cascade structure has drawbacks such as reduced efficiency and problems in maximum power point tracking [21]. Introduces a single phase 9-level hybrid inverter (H9LI). An innovative method has been used to balance the voltage of the capacitors in this inverter.

An optimized topology of a 3-phase MLI is presented, in which the parts of level production and sequence generation are separated from each other and become modular [22]. The advantage of this modular structure is that to produce more voltage levels in this inverter, we have to increase the number of components only in the level production part because in this structure, DC sources are shared equally between each phase, and the "asymmetry of the phases" problem is solved [23]. A new method for generating more voltage levels by stacking or connecting multilevel converters that have a spatial vector structure is proposed, one of the advantages of which is the number of DC sources needed less than other structures [24]. A limitation of MLIs is the limitation in switching frequency due to the increase in heat loss, especially at high powers. On the other hand, the smaller the switching frequency, the more harmonics in the output waveform of the inverter, and this is not to our liking [25], [26].

A method was introduced to remove harmonics in the output waveform at low switching frequencies [27]. However, the main idea of this manuscript is obtained from [17], where the author provided a new extended multilevel topology that can be extended in both horizontal and cascade extension modes. After introducing the topology, the main problem is how to choose the value of each DC source for generating maximum voltage levels at the output.

Alishah et al. [17], two methods for calculating the value of DC sources in both horizontal and cascade modes are extended, but the reason for using those methods is not mentioned. In this paper, we will show why
the method is presented by [17] in the case of horizontal expansion. In subsection 2.1, the basic unit topology presented by [17] is introduced, and the magnitude of DC sources in the primary unit for creating the maximum voltage levels is calculated in subsection 2.2. Then, the submultilevel topology is introduced in subsection 2.3, and again, the magnitude of DC sources in the submultilevel topology for creating the maximum voltage levels is calculated in subsection 2.4. Finally, in section 3, according to the described process, a MATLAB code was introduced. This code can calculate the best values for DC sources, and its most important feature is that it can be used for any other CHB-based topology [18], [28]. A method for removing the DC component of the output current of transformerless inverters is proposed [19]. The use of two separate paths for two half-cycles of the flow in order to minimize circulating currents has also been suggested in [29].

A new topology for multi-level inverter circuit with series connection is introduced, which is used to connect distributed generation sources to the grid without the need for transformers [1]. Usually, the design of such circuits is based on the ability to inject current and power into the network, minimizing output current harmonics and some physical limitations such as isolating distributed generation sources from the network. In addition to injecting the maximum possible active power, the circuit proposed in this article can also compensate some harmonics of the load current indicator as an active filter. Basic multi-level modules based on switched capacitors are presented for cascade applications, which use series and parallel methods for automatic capacitor voltage balancing [30].

In this paper, a method for calculating the DC source amplitude in an extended multilevel converter topology was presented. The topology consists of a basic module that can be extended to produce more voltage levels. In previous articles, the authors introduced methods to calculate the range of resources, but they did not provide a reason for introducing these methods.

In this research, at the beginning, all the possible modes were extracted to produce voltage at the output. Then, they were sorted from large to small based on the proposed algorithm. Finally, the values of the DC sources were calculated in such a way as to create the maximum number of voltage levels with the same intervals, which leads to a reduction in THD and a smaller number of parts. After we solved the problem through calculations and analysis, a code was written in MATLAB with the aim that this time the code will tell us for what values of DC sources we will have the highest number of levels.

As we expected, the output of the MATLAB code confirmed the correctness of the calculations. This MATLAB code can be used for any other topology in such a way that first, the voltages that can be generated at the output of the circuit are parametrically extracted and fed to the MATLAB code. The most important application of the newly proposed structure is in the drive of electric motors used to remove harmonics using switching and optimization algorithms such as particle swarm optimization (PSO) and Bee. Additionally, direct torque control is another application of the proposed structure in induction motors, which provides less torque ripple.

Additionally, the proposed topology is used in power system applications such as high voltage direct current (HVDC), reactive power compensation, voltage drop compensation, and photovoltaic systems. To show the advantages and capabilities of the proposed structure in this paper, the proposed algorithms are compared with the algorithms and topologies of other papers. As shown in Table 1, these comparisons are studied from the point of view of the number of insulated-gate bipolar transistors (IGBTs), cost, number of voltage levels, number of capacitors and power diodes, and number of impedance sources.

Table 1. Comparison of the number of sources, IGBTs, and cost comparison

| References | Algorithm | Number of <br> sources | Number of <br> IGBTs | Number of <br> voltage levels | Number of <br> capacitors | Number of <br> power diodes | Total cost <br> (USD) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $[5]$ | First, second third | 6 | 18 | 125 | 4 | 0 | 81.5 |  |
| $[11]$ | Symmetrical | 8 | 20 | 17 | 5 | 8 | 111.95 |  |
| $[14]$ | First, second | 3 | 10 | 13 | 0 | 0 | 66.75 |  |
| $[15]$ | First, second, | 10 | 20 | 11 | 3 | 0 | 80.63 |  |
| $[31]$ | third (PWM) | asymmetric | 2 | 9 | 13 | 4 | 0 | 03.33 |
| $[19]$ | CHB-MLI | 5 | 20 | 11 | 0 | 1 | 75.03 |  |
| $[20]$ | First, second third | 2 | 8 | 11 | 3 | 14 | 141 |  |
| $[24]$ | First, second, <br> third, fourth | 7 | 16 | 63 | 0 | 19 | 126.5 |  |
| $[17]$ | First, second | 4 | 10 | 39 | 2 | 1 | - |  |
| This paper | First, second, | 4 | 10 | 17 | 0 | 0 | - |  |
|  | third |  |  |  |  |  |  |  |

## 2. INTRODUCING THE TOPOLOGY

### 2.1. Introducing the basic unit topology

The basic circuit of the topology is shown in Figure 1. This topology consists of two bidirectional switches, six unidirectional switches and four DC voltage sources. Each unidirectional switch includes an antiparallel diode and an IGBT. The type of bidirectional switches is a common emitter and consists of two IGBTs and two antiparallel diodes and requires only one gate pulse [5], [30]. The two sources have the same amplitude V1, and the other two sources have the same amplitude $\bar{V} 1$. As mentioned, this circuit is a basic circuit that has the ability to produce 17 voltage levels, and the way they produce levels is given in Table 2. To produce more levels, the basic unit can be extended to a submultilevel circuit, as shown in Figure 2.


Figure 1. Basic unit circuit for new extended multilevel converter topology


Figure 2. Proposed submultilevel topology

Table 2. Switching states for the basic unit for extended multilevel converter topology

| State | ON switches | $V_{\text {out }}$ |
| :---: | :---: | :---: |
| 1 | $\overline{\mathrm{~T}}_{1}, \mathrm{~S}_{\mathrm{x}}, \mathrm{T}_{1}$ | 0 |
|  | $\overline{\mathrm{~T}}_{2}, \mathrm{~S}_{\mathrm{y}}, \mathrm{T}_{2}$ |  |
| 2 | $\overline{\mathrm{~S}}_{1}, \mathrm{~T}_{2}, \mathrm{~S}_{\mathrm{y}}$ | $\overline{\mathrm{V}}_{1}$ |
| 3 | $\overline{\mathrm{~S}}_{1}, \mathrm{~T}_{1}, \mathrm{~S}_{\mathrm{x}}$ | $-\overline{\mathrm{V}}_{1}$ |
| 4 | $\mathrm{~S}_{1}, \overline{\mathrm{~T}}_{2}, \mathrm{~S}_{\mathrm{y}}$ | $\mathrm{V}_{1}$ |
| 5 | $\mathrm{~S}_{1}, \overline{\mathrm{~T}}_{1}, \mathrm{~S}_{\mathrm{x}}$ | $-\mathrm{V}_{1}$ |
| 6 | $\overline{\mathrm{~T}}_{1}, \mathrm{~T}_{2}, \mathrm{~S}_{\mathrm{y}}$ | $2 \overline{\mathrm{~V}}_{1}$ |
| 7 | $\mathrm{~T}_{1}, \overline{\mathrm{~T}}_{2}, \mathrm{~S}_{\mathrm{x}}$ | $-2 \overline{\mathrm{~V}}_{1}$ |
| 8 | $\mathrm{~T}_{1}, \overline{\mathrm{~T}}_{2}, \mathrm{~S}_{\mathrm{y}}$ | $2 \mathrm{~V}_{1}$ |
| 9 | $\overline{\mathrm{~T}}_{1}, \mathrm{~T}_{2}, \mathrm{~S}_{\mathrm{x}}$ | $-2 \mathrm{~V}_{1}$ |
| 10 | $\mathrm{~S}_{1}, \overline{\mathrm{~S}}_{1}, \mathrm{~S}_{\mathrm{y}}$ | $\overline{\mathrm{V}}_{1}+\mathrm{V}_{1}$ |
| 11 | $\mathrm{~S}_{1}, \overline{\mathrm{~S}}_{1}, \mathrm{~S}_{\mathrm{x}}$ | $-\left(\overline{\mathrm{V}}_{1}+\mathrm{V}_{1}\right)$ |
| 12 | $\overline{\mathrm{~T}}_{1}, \mathrm{~S}_{1}, \mathrm{~S}_{\mathrm{y}}$ | $2 \overline{\mathrm{~V}}_{1}+\mathrm{V}_{1}$ |
| 13 | $\overline{\mathrm{~T}}_{2}, \mathrm{~S}_{1}, \mathrm{~S}_{\mathrm{x}}$ | $-\left(2 \overline{\mathrm{~V}}_{1}+\mathrm{V}_{1}\right)$ |
| 14 | $\overline{\mathrm{~S}}_{1}, \mathrm{~T}_{1}, \mathrm{~S}_{\mathrm{y}}$ | $\overline{\mathrm{V}}_{1}+2 \mathrm{~V}_{1}$ |
| 15 | $\overline{\mathrm{~S}}_{1}, \mathrm{~T}_{2}, \mathrm{~S}_{\mathrm{x}}$ | $-\left(\overline{\mathrm{V}}_{1}+2 \mathrm{~V}_{1}\right)$ |
| 16 | $\mathrm{~T}_{1}, \mathrm{~T}_{1}, \mathrm{~S}_{\mathrm{y}}$ | $2 \overline{\mathrm{~V}}_{1}+2 \mathrm{~V}_{1}$ |
| 17 | $\mathrm{~T}_{2}, \overline{\mathrm{~T}}_{2}, \mathrm{~S}_{\mathrm{x}}$ | $-\left(2 \overline{\mathrm{~V}}_{1}+2 \mathrm{~V}_{1}\right)$ |

### 2.2. Determining the DC sources amplitude for the basic unit

To determine the amplitude of DC voltage sources at each level, Alishah et al. [17] proposed two methods, first and second. The procedure is the same in both methods, but the number of levels in the second method is greater than that in the first method, so we only investigate the second method. In this method, the relationships are as (1) and (2) [20], [32].

$$
\begin{align*}
& \bar{V}_{1}=V_{d c}  \tag{1}\\
& V_{1}=3 V_{d c} \tag{2}
\end{align*}
$$

The problem that can be introduced in both methods and the author did not answer to it is that what is the basis of the mentioned relations for calculating the amplitude of DC voltage sources? why the value of V should be 3 times of the value of $\bar{V}$ ? why not, for example, 4 or 5 times? this is a question that the author has not answered and we will answer to it in this manuscript. As mentioned earlier, all the voltage levels that can be generated using the basic unit shown in Figure 1 are listed in Table 2. There are no other levels because the absolute value of the largest voltage that can be generated is $2 \bar{V}_{1}+2 V_{1}$ and the smallest voltage level after zero is $\bar{V}_{1}$ Additionally, to generate all voltage levels, the spacing between the two levels must be $\overline{V_{1}}$ because it is the smallest unit of voltage that can be generated by the circuit. If all voltage levels become calculated for various values of $V_{1}$ as an integer coefficient of $\bar{V}_{1}$ just for positive polarity (the negative is similar) from Table 2 , we would have:

$$
\begin{align*}
& \text { If }: V_{1}=\bar{V}_{1} \xrightarrow{\text { thelevelsare }} 0, \bar{V}_{1}, \bar{V}_{1}, 2 \bar{V}_{1}, 2 \bar{V}_{1}, 2 \bar{V}_{1}, 3 \bar{V}_{1}, 3 \bar{V}_{1}, 4 \bar{V}_{1}  \tag{3}\\
& \text { If }: V_{1}=2 \bar{V}_{1} \xrightarrow{\text { thelevelsare }} 0, \bar{V}_{1}, 2 \bar{V}_{1}, 2 \bar{V}_{1}, 3 \bar{V}_{1}, 4 \bar{V}_{1}, 4 \bar{V}_{1}, 5 \bar{V}_{1}, 6 \bar{V}_{1}  \tag{4}\\
& \text { If }: V_{1}=3 \bar{V}_{1} \xrightarrow{\text { thelevelsare }} 0 \bar{V}_{1}, 2 \bar{V}_{1}, 3 \bar{V}_{1}, 4 \bar{V}_{1}, 5 \bar{V}_{1}, 6 \bar{V}_{1}, 7 \bar{V}_{1}, 8 \bar{V}_{1}  \tag{5}\\
& \text { If }: V_{1}=4 \bar{V}_{1} \xrightarrow{\text { thelevelsare }} 0, \bar{V}_{1}, 2 \bar{V}_{1}, 4 \bar{V}_{1}, 5 \bar{V}_{1}, 6 \bar{V}_{1}, 8 \bar{V}_{1}, 9 \bar{V}_{1}, 10 \bar{V}_{1}  \tag{6}\\
& \text { If: } V_{1}=5 \bar{V}_{1} \xrightarrow{\text { thelevelsare }} 0, \bar{V}_{1}, 2 \bar{V}_{1}, 5 \bar{V}_{1}, 6 \bar{V}_{1}, 7 \bar{V}_{1}, 10 \bar{V}_{1}, 11 \bar{V}_{1}, 12 \bar{V}_{1} \tag{7}
\end{align*}
$$

It is clear from (5) that for $V_{1}=3 \bar{V}_{1}$, all values are unique, so all 17 voltage levels can be achieved. For $V_{1}=4 \bar{V}_{1}$ and higher coefficients, some levels are lost [33].

### 2.3. Proposed sub-multilevel converter

To produce more voltage levels, the basic unit can be extended in a way (shown in Figure 2) Alishah et al. [17] named it "Submultilevel". The topology consists of several legs. Each leg has two dc sources with the same magnitude. However, the magnitude of $d c$ sources in each leg differ from other legs. To calculate the value of DC sources in each leg, the author proposed a method as (8) and (9):

$$
\begin{align*}
& \bar{V}_{j}=10^{j-1} V_{d c} \text { for } j=1,2, \ldots, n  \tag{8}\\
& V_{j}=3 \times 10^{j-1} V_{d c} \text { for } j=1,2, \ldots, n \tag{9}
\end{align*}
$$

In this method, the number of voltage levels is equal to:

$$
\begin{equation*}
N_{\text {levels }, S}=16 \times 10^{n-1}+1 \tag{10}
\end{equation*}
$$

Where $n$ is half the number of legs. Again, the author has not provided any proof for the mentioned relationships, and we will prove them. First, we have listed all possible states where at least one voltage source and $V_{o}$ can be placed in a closed circuit such that no source is short circuited [34]. These modes are extracted for the circuit shown in Figure 3. To do this, first you need to write down all the combinations that can be made by all the voltage sources. In other words, we need to list all the combinations where $1,2,3, \ldots, 7$ or 8 sources can be selected from among the eight voltage sources. The total number of combinations is 255 . Then, we have to check in which cases a closed circuit is created with at least one voltage source; the total number of cases is 98. The next step is to define the sign of the sources relative to the output voltage [35], [36]. These items are extracted and listed in Table 3. Only positive modes are listed, and negative modes are similar because if we look at Figure 3, we can see that the circuit is divided into two halves by the dotted red line and that these two halves are the same. If we want to create a positive voltage at the output, the sources specified in Table 3 should be placed in a closed circuit by the $S_{y}$ key, and if we want to create a negative voltage, the corresponding sources with the same values in the other half of the circuit should be placed in a closed circuit by the $S_{x}$ key. To extract all possible states for creating voltage at the output, we replaced the source names with the values shown in Figure 4.


Figure 3. Submillilevel topology with $\mathrm{n}=2$


Figure 4. Figure 3 with new source names

Table 3. Possible combinations for creating positive $V_{O}$ in the circuit shown in Figure 4

| State | $V_{\text {out }}$ | State | $V_{\text {out }}$ | State | $V_{\text {out }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | A1+A2 | 34 | -A1-A2-B2+C1+C2+D2 | 67 | -A2-B1+C2+D1+D2 |
| 2 | A1+C2 | 35 | $-\mathrm{A} 1-\mathrm{A} 2+\mathrm{C} 1+\mathrm{C} 2+\mathrm{D} 1+\mathrm{D} 2$ | 68 | A2-B1-B2+C1+D1+D2 |
| 3 | $\mathrm{A} 1+\mathrm{A} 2+\mathrm{B} 2$ | 36 | A1-B1-B2+C2+D1+D2 | 69 | $-\mathrm{A} 2-\mathrm{B} 1-\mathrm{B} 2+\mathrm{C} 2+\mathrm{D} 1+\mathrm{D} 2$ |
| 4 | $\mathrm{A} 1+\mathrm{A} 2+\mathrm{D} 2$ | 37 | $-\mathrm{A} 1-\mathrm{B} 1+\mathrm{C} 1+\mathrm{C} 2+\mathrm{D} 1+\mathrm{D} 2$ | 70 | $\mathrm{B} 1+\mathrm{B} 2$ |
| 5 | $\mathrm{A} 1+\mathrm{B} 2+\mathrm{C} 2$ | 38 | $-\mathrm{A} 1-\mathrm{A} 2-\mathrm{B} 1+\mathrm{C} 1+\mathrm{C} 2+\mathrm{D} 1+\mathrm{D} 2$ | 71 | B1+D2 |
| 6 | $-\mathrm{A} 1+\mathrm{C} 1+\mathrm{C} 2$ | 39 | $-\mathrm{A} 1-\mathrm{B} 1-\mathrm{B} 2+\mathrm{C} 1+\mathrm{C} 2+\mathrm{D} 1+\mathrm{D} 2$ | 72 | $\mathrm{B} 1+\mathrm{B} 2+\mathrm{C} 2$ |
| 7 | $\mathrm{A} 1+\mathrm{C} 2+\mathrm{D} 2$ | 40 | $-\mathrm{A} 1-\mathrm{A} 2-\mathrm{B} 1-\mathrm{B} 2+\mathrm{C} 1+\mathrm{C} 2+\mathrm{D} 1+\mathrm{D} 2$ | 73 | $\mathrm{B} 1+\mathrm{C} 2+\mathrm{D} 2$ |
| 8 | $\mathrm{A} 1+\mathrm{A} 2+\mathrm{B} 1+\mathrm{B} 2$ | 41 | A2 | 74 | $-\mathrm{B} 1+\mathrm{D} 1+\mathrm{D} 2$ |
| 9 | $\mathrm{A} 1+\mathrm{A} 2+\mathrm{B} 1+\mathrm{D} 2$ | 42 | A2+B2 | 75 | $\mathrm{B} 1+\mathrm{B} 2+\mathrm{C} 1+\mathrm{C} 2$ |
| 10 | $\mathrm{A} 1+\mathrm{A} 2+\mathrm{B} 2+\mathrm{D} 1$ | 43 | A2+C1 | 76 | $-\mathrm{B} 1-\mathrm{B} 2+\mathrm{D} 1+\mathrm{D} 2$ |
| 11 | $\mathrm{A} 1+\mathrm{A} 2-\mathrm{B} 2+\mathrm{D} 2$ | 44 | $-\mathrm{A} 2+\mathrm{C} 2$ | 77 | $\mathrm{B} 1+\mathrm{C} 1+\mathrm{C} 2+\mathrm{d} 2$ |
| 12 | $-\mathrm{A} 1-\mathrm{A} 2+\mathrm{C} 1+\mathrm{C} 2$ | 45 | A2+D2 | 78 | $-\mathrm{B} 1+\mathrm{C} 2+\mathrm{D} 1+\mathrm{D} 2$ |
| 13 | $\mathrm{A} 1+\mathrm{A} 2+\mathrm{D} 1+\mathrm{D} 2$ | 46 | $\mathrm{A}+\mathrm{B} 1+\mathrm{B} 2$ | 79 | $-\mathrm{B} 1-\mathrm{B} 2+\mathrm{C} 2+\mathrm{D} 1+\mathrm{D} 2$ |
| 14 | $\mathrm{A} 1+\mathrm{B} 1+\mathrm{B} 2+\mathrm{C} 2$ | 47 | $\mathrm{A} 2+\mathrm{B} 1+\mathrm{D} 2$ | 80 | $-\mathrm{B} 1+\mathrm{C} 1+\mathrm{C} 2+\mathrm{D} 1+\mathrm{D} 2$ |
| 15 | $\mathrm{A} 1+\mathrm{B} 1+\mathrm{C} 2+\mathrm{D} 2$ | 48 | $\mathrm{A} 2+\mathrm{B} 2+\mathrm{C} 1$ | 81 | $-\mathrm{B} 1-\mathrm{B} 2+\mathrm{C} 1+\mathrm{C} 2+\mathrm{D} 1+\mathrm{D} 2$ |
| 16 | $-\mathrm{A} 1+\mathrm{B} 2+\mathrm{C} 1+\mathrm{C} 2$ | 49 | $-\mathrm{A} 2+\mathrm{B} 2+\mathrm{C} 2$ | 82 | B2 |
| 17 | $\mathrm{A} 1+\mathrm{B} 2+\mathrm{C} 2+\mathrm{D} 1$ | 50 | $\mathrm{A} 2+\mathrm{B} 2+\mathrm{D} 1$ | 83 | B2+C2 |
| 18 | A1-B2+C2+D2 | 51 | $\mathrm{A} 2-\mathrm{B} 2+\mathrm{D} 2$ | 84 | B2+D1 |
| 19 | $-\mathrm{A} 1+\mathrm{C} 1+\mathrm{C} 2+\mathrm{D} 2$ | 52 | $\mathrm{A} 2+\mathrm{C} 1+\mathrm{D} 2$ | 85 | $-\mathrm{B} 2+\mathrm{D} 2$ |
| 20 | $\mathrm{A} 1+\mathrm{C} 2+\mathrm{D} 1+\mathrm{D} 2$ | 53 | $-\mathrm{A} 2+\mathrm{C} 2+\mathrm{D} 2$ | 86 | $\mathrm{B} 2+\mathrm{C} 1+\mathrm{C} 2$ |
| 21 | $\mathrm{A} 1+\mathrm{A} 2-\mathrm{B} 1+\mathrm{D} 1+\mathrm{D} 2$ | 54 | $\mathrm{A} 2+\mathrm{D} 1+\mathrm{D} 2$ | 87 | B2+C2+D1 |
| 22 | $-\mathrm{A} 1-\mathrm{A} 2+\mathrm{B} 2+\mathrm{C} 1+\mathrm{C} 2$ | 55 | $\mathrm{A} 2+\mathrm{B} 1+\mathrm{B} 2+\mathrm{C} 1$ | 88 | $-\mathrm{B} 2+\mathrm{C} 2+\mathrm{D} 2$ |
| 23 | $-\mathrm{A} 1-\mathrm{A} 2+\mathrm{C} 1+\mathrm{C} 2+\mathrm{D} 2$ | 56 | $-\mathrm{A} 2+\mathrm{B} 1+\mathrm{B} 2+\mathrm{C} 2$ | 89 | $\mathrm{B} 2+\mathrm{C} 1+\mathrm{C} 2+\mathrm{D} 1$ |
| 24 | $-\mathrm{A} 1+\mathrm{B} 1+\mathrm{B} 2+\mathrm{C} 1+\mathrm{C} 2$ | 57 | $\mathrm{A} 2+\mathrm{B} 1+\mathrm{C} 1+\mathrm{D} 2$ | 90 | $-\mathrm{B} 2+\mathrm{C} 1+\mathrm{C} 2+\mathrm{D} 2$ |
| 25 | $-\mathrm{A} 1+\mathrm{B} 1+\mathrm{C} 1+\mathrm{C} 2+\mathrm{D} 2$ | 58 | $-\mathrm{A} 2+\mathrm{B} 1+\mathrm{C} 2+\mathrm{D} 2$ | 91 | $\mathrm{C} 1+\mathrm{C} 2$ |
| 26 | $\mathrm{A} 1-\mathrm{B} 1+\mathrm{C} 2+\mathrm{D} 1+\mathrm{D} 2$ | 59 | A $2-\mathrm{B} 1+\mathrm{D} 1+\mathrm{D} 2$ | 92 | $\mathrm{C} 1+\mathrm{C} 2+\mathrm{D} 2$ |
| 27 | $-\mathrm{A} 1+\mathrm{B} 2+\mathrm{C} 1+\mathrm{C} 2+\mathrm{D} 1$ | 60 | $\mathrm{A} 2+\mathrm{B} 2+\mathrm{C} 1+\mathrm{D} 1$ | 93 | $\mathrm{C} 1+\mathrm{C} 2+\mathrm{D} 1+\mathrm{D} 2$ |
| 28 | $-\mathrm{A} 1-\mathrm{B} 2+\mathrm{C} 1+\mathrm{C} 2+\mathrm{D} 2$ | 61 | $-\mathrm{A} 2+\mathrm{B} 2+\mathrm{C} 2+\mathrm{D} 1$ | 94 | C2 |
| 29 | $-\mathrm{A} 1+\mathrm{C} 1+\mathrm{C} 2+\mathrm{D} 1+\mathrm{D} 2$ | 62 | $-\mathrm{A} 2-\mathrm{B} 2+\mathrm{C} 2+\mathrm{D} 2$ | 95 | C2+D2 |
| 30 | $-\mathrm{A} 1-\mathrm{A} 2+\mathrm{B} 1+\mathrm{B} 2+\mathrm{C} 1+\mathrm{C} 2$ | 63 | $\mathrm{A} 2+\mathrm{C} 1+\mathrm{D} 1+\mathrm{D} 2$ | 96 | $\mathrm{C} 2+\mathrm{D} 1+\mathrm{D} 2$ |
| 31 | $-\mathrm{B} 1-\mathrm{B} 2+\mathrm{A} 1+\mathrm{A} 2+\mathrm{D} 1+\mathrm{D} 2$ | 64 | $-\mathrm{A} 2+\mathrm{C} 2+\mathrm{D} 1+\mathrm{D} 2$ | 97 | D1+D2 |
| 32 | $-\mathrm{A} 1-\mathrm{A} 2+\mathrm{B} 1+\mathrm{C} 1+\mathrm{C} 2+\mathrm{D} 2$ | 65 | $\mathrm{A} 2-\mathrm{B} 1-\mathrm{B} 2+\mathrm{D} 1+\mathrm{D} 2$ | 98 | D2 |
| 33 | $-\mathrm{A} 1-\mathrm{A} 2+\mathrm{B} 2+\mathrm{C} 1+\mathrm{C} 2+\mathrm{D} 1$ | 66 | $\mathrm{A} 2-\mathrm{B} 1+\mathrm{C} 1+\mathrm{D} 1+\mathrm{D} 2$ |  |  |

### 2.4. Determining the values of DC sources in the sub-multilevel topology

After we have extracted all the possible states to create the voltage at the output, we should discuss the determination of the source values. Given that:

$$
\begin{align*}
& a 1=a 2=a b 1=b 2=b c 1=c 2=c d 1=d 2=d  \tag{11}\\
& a<b<c<d  \tag{12}\\
& b=3 a \tag{13}
\end{align*}
$$

Replacing ralations 11 in Table 3 results in Table 4. Now, it is time to sort the contents of Table 4 from large to small. The flowchart shown in Figure 4 is proposed by this paper. Based on the proposed procedure, we are sure that the largest $V_{O}$ that can be produced by the circuit is $2 \mathrm{c}+2 \mathrm{~d}$. The largest $V_{O}$ before $2 c+2 d$ must be $-a+2 c+2 d$ because the interval between each two consecutive levels must equal to the amount of the smallest DC source. (i.e., $a$ ). Now, we have to check whether this voltage level $-a+2 c+2 d$ exists in Table 4, and the answer is YES. Likewise, the largest $V_{O}$ before $-a+2 c+2 d$ must be $-2 \mathrm{a}+2 \mathrm{c}+2 \mathrm{~d}$, which exists in Table 4, and the next $V_{O}$ must be $-3 a+2 c+2 d$, which does not exist in Table 4 ; however, instead, there is $-b+2 c+2 d$, and from (13), we have $(b=3 a)$. If we continue like this, we would have Table 5. The next relation after $-2 a-2 b+2 c+2 d$ should be $-3 a-2 b+2 c+2 d$ or $-b-2 b+2 c+2 d$, and none of them exist in Table 4. We must search for the largest voltage level among the remaining $V_{o}$ 's and that's $a+c+2 d$ because assuming that relationship 12 is established $(c>a)$, all the other voltages are smaller than $a+c+2 d$. Next, $V_{O}$ after $-\mathrm{a}-2 \mathrm{~b}+\mathrm{c}+2 \mathrm{~d}$ should be $-2 a-2 b+c+2 d$ or $a-b-2 b+c+2 d$, and none of them exist in Table 4. We must search for the largest $V_{O}$ among the remaining $2 a+2 d$ in Table 3 because of the following assumption:

$$
\begin{equation*}
d>a+2 c \tag{14}
\end{equation*}
$$

Table 4. Table 3 values after replacing (11)

| State | $V_{O}$ | State | $\mathrm{V}_{0}$ | State | $V_{O}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 2 A | 34 | $-2 A-B+2 c+D$ | 67 | $-A-b+C+2 d$ |
| 2 | $A+c$ | 35 | $-2 A+2 c+2 D$ | 68 | $A-2 b+C+2 d$ |
| 3 | $2 A+b$ | 36 | $A-2 B+c+2 D$ | 69 | $-A-2 b+C+2 d$ |
| 4 | $2 A+d$ | 37 | $-A-B+2 c+2 D$ | 70 | $2 B$ |
| 5 | $A+B+C$ | 38 | $-2 A-B+2 c+2 D$ | 71 | $B+D$ |
| 6 | $-A+2 c$ | 39 | $-A-2 B+2 c+2 D$ | 72 | $2 B+c$ |
| 7 | $A+C+D$ | 40 | $-2 A-2 b+2 c+2 D$ | 73 | $B+c+D$ |
| 8 | $2 A+2 b$ | 41 | A | 74 | $-B+2 D$ |
| 9 | $2 A+B+d$ | 42 | $A+B$ | 75 | $2 B+2 c$ |
| 10 | $2 A+b+d$ | 43 | $A+C$ | 76 | $-2 B+2 D$ |
| 11 | $2 A-b+d$ | 44 | $-A+C$ | 77 | $B+2 c+D$ |
| 12 | $-2 A+2 c$ | 45 | $A+d$ | 78 | $-B+c+2 D$ |
| 13 | $2 A+2 d$ | 46 | $A+2 B$ | 79 | $-2 B+c+2 d$ |
| 14 | $A+2 B+c$ | 47 | $A+B+d$ | 80 | $-B+2 c+2 d$ |
| 15 | $A+B+C+D$ | 48 | $A+B+c$ | 81 | $-2 B+2 c+2 D$ |
| 16 | $-A+b+2 C$ | 49 | $-A+B+c$ | 82 | $B$ |
| 17 | $A+b+C+D$ | 50 | $A+b+d$ | 83 | $b+c$ |
| 18 | $A-b+c+D$ | 51 | $A-b+d$ | 84 | $b+d$ |
| 19 | $-A+2 c+D$ | 52 | $A+c+d$ | 85 | $-b+d$ |
| 20 | $A+c+2 D$ | 53 | $-A+c+d$ | 86 | $b+2 c$ |
| 21 | $2 A-b+2 D$ | 54 | A+2d | 87 | $b+c+d$ |
| 22 | $-2 a+b+2 C$ | 55 | $A+2 b+C$ | 88 | $-b+c+d$ |
| 23 | $-2 A+2 c+D$ | 56 | $-A+2 b+C$ | 89 | $B+2 c+D$ |
| 24 | $-A+2 b+2 c$ | 57 | $A+b+C+D$ | 90 | $-B+2 c+D$ |
| 25 | $-A+B+2 c+d$ | 58 | $-A+b+C+D$ | 91 | $2 c$ |
| 26 | $A-B+c+2 d$ | 59 | $A-b+2 D$ | 92 | $2 c+D$ |
| 27 | $-A+B+2 c+D$ | 60 | $A+b+C+D$ | 93 | $2 c+2 D$ |
| 28 | $-A-B+2 c+D$ | 61 | $-A+b+C+D$ | 94 | C |
| 29 | $-A+2 C+2 d$ | 62 | $-A-b+C+D$ | 95 | $c+D$ |
| 30 | $-2 A+2 B+2 c$ | 63 | $A+C+2 D$ | 96 | $c+2 D$ |
| 31 | $-2 B+2 a+2 D$ | 64 | $-A+C+2 D$ | 97 | 2 D |
| 32 | $-2 A+b+2 c+D$ | 65 | $A-2 B+2 D$ | 98 | D |
| 33 | $-2 A+b+2 c+D$ | 66 | $A-B+c+2 D$ |  |  |

Figure 5 shows the proposed algorithm for sorting the values of Table 4 from large to small. All the other voltages are smaller than $2 a+2 d$. Finally, the next voltage level after $-2 b+2 d$ should be $-a-2 b+2 d$ or $2 a-b-2 b+c+2 d$, and none of them exist in Table 4. We must search for the largest voltage among the remaining $V_{O}$ s in Table 4, which is $b+2 c+d$. From the $10^{\text {th }}$ and $26^{\text {th }}$ rows of Table 5, we have:

$$
\begin{align*}
& -9 a+2 c+2 d=a+c+2 d \rightarrow c=10 a  \tag{15}\\
& -7 a+2 d=b+2 c+d \xrightarrow{c=10 a} d=30 a \tag{16}
\end{align*}
$$

Table 5. Values of Table 4 in order from large to small

| State | $V_{O}$ values after subtracting " $a$ " in order from largest to smallest | The equivalent expression in the Table 3 |
| :---: | :---: | :---: |
| 1 | $2 C+2 D$ | $2 C+2 D$ |
| 2 | $-A+2 c+2 D$ | $-a+2 c+2 D$ |
| 3 | $-2 A+2 c+2 D$ | $-2 A+2 c+2 D$ |
| 4 | $-3 A+2 c+2 D$ | $-b+2 c+2 D$ |
| 5 | $-4 A+2 c+2 D$ | $-A-b+2 c+2 D$ |
| 6 | $-5 A+2 c+2 D$ | $-2 A-b+2 c+2 D$ |
| 7 | $-6 A+2 c+2 D$ | $-2 b+2 c+2 D$ |
| 8 | $-7 A+2 c+2 D$ | $-A-2 b+2 c+2 D$ |
| 9 | $-8 A+2 c+2 D$ | $-2 A-2 b+2 c+2 D$ |
| 10 | $-9 A+2 c+2 D$ | $A+c+2 D$ |
| 11 | $C+2 D$ | $c+2 D$ |
| 12 | $-A+c+2 D$ | $-A+c+2 D$ |
| 13 | $-2 A+c+2 D$ | $A-b+c+2 D$ |
| 14 | $-3 A+c+2 D$ | $-b+c+2 D$ |
| 15 | $-4 A+c+2 D$ | $-A-b+c+2 D$ |
| 16 | $-5 A+c+2 D$ | $A-2 b+c+2 D$ |
| 17 | $-6 A+c+2 D$ | $-2 b+c+2 D$ |
| 18 | $-7 A+c+2 D$ | $-A-2 b+c+2 D$ |
| 19 | $-8 A+c+2 D$ | $2 A+2 D$ |
| 20 | $A+2 D$ | $A+2 D$ |
| 21 | $2 D$ | $2 D$ |
| 22 | $-A+2 D$ | $2 A-B+2 D$ |
| 23 | $-3 A+2 D$ | $-B+2 D$ |
| 24 | $-4 A+2 D$ | $-2 B+2 a+2 D$ |
| 25 | $-6 A+2 D$ | $-2 B+2 D$ |
| 26 | $-7 A+2 D$ | $B+2 c+D$ |



Figure 5. Proposed algorithm to sort the values of Table 4 from large to small

By determining the $b, c, d$ coefficients, the ramaining $V_{O}$ s can be easily sorted. Due to the repetition of some levels, among the 98 positive voltage levels listed in Table 4,80 levels are unique. These levels can also be created in negative polarity. Including the zero voltage level, a total of 161 voltage levels can be created by the circuit of Figure 3.

## 3. VALIDATION BY MATLAB PROGRAM

In this section, the MATLAB program is used to confirm the correctness of the obtained results. For this purpose, we wrote a MATLAB code, the flowchart of this code is presented in Figure 6, after entering the relations mentioned in Table 4 shows us for what values of $b, c$, and $d$ as integer coefficients of $a$, the numbers obtained from them will have the same intervals and how many levels can be created. For this, we must assign a range to $b, c$, and $d$ in the "for" loop. After running the program, the bar chart will be executed as shown in Figure 7. The red bars indicate that corresponding A, B, C, and D cannot form numbers with equal distances. The blue bars mean that corresponding $\mathrm{A}, \mathrm{B}, \mathrm{C}$, and D can form numbers with equal distances, which is our preference. Corresponding A, B, C, and D are also shown the bars. After testing different amounts for B, C, and D by the MATLAB program, we concluded that the best amounts for $b, c$, and $d$ are 3,10 , and 30 times a, respectively. In this case, we will have the largest number of levels ( 161 level for both positive $(+$ ) and negative (-) polarity and 0 (zero) level), while the distances between the levels are the same. This is the same result obtained from equations 15,16 , and 13 .


Figure 6. Proposed algorithm for MATLAB code


Figure 7. MATLAB code output

## 4. CONCLUSION

In this paper, a method for calculating the DC source amplitude in an extended multilevel converter structure was presented. This method consists of a basic module that can be expanded to generate additional voltage levels. In the past research, methods were introduced to calculate the DC source amplitude, but none of them provided a reason for presenting these methods. First, all possible states for creating voltage at the output were extracted. Then, according to the suggested algorithm, they were sorted from large values to small values. Finally, the amplitudes of the DC sources are calculated to generate the maximum number of equally spaced voltage levels, resulting in a lower THD and fewer parts. After we solved the problem through calculation and analysis, a code was written in MATLAB with the aim that this time the code will tell us for what values of DC sources we will have the largest number of levels, and as we expected, the output of the MATLAB code confirmed the correctness of the calculations. This MATLAB code can be used for any other topology in such a way that first, the voltages that can be generated in the output of the circuit are extracted parametrically and fed to the MATLAB code. This code tells us for what amounts of the amplitude of DC sources, the maximum number of levels can be created and whether the intervals between two consecutive levels are the same throughout the output waveform. In this study, we used iteration-based methods to find suitable values for DC sources. We did not obtain results from other methods except the iteration-based method; for example, using graph theory for circuit analysis did not give results. Therefore, in future studies, analytical methods can be used to find the best amounts for DC voltage sources. Additionally, presenting an application with the aim of finding the best amounts for DC sources after feeding a proposed topology to it would be an attractive topic.

## REFERENCES

[1] A. Nabae, I. Takahashi, and H. Akagi, "A New Neutral-Point-Clamped PWM Inverter," IEEE Transactions on Industry Applications, vol. IA-17, no. 5, pp. 518-523, Sep. 1981, doi: 10.1109/TIA.1981.4503992.
[2] A. Khoshkbar Sadigh, M. Abarzadeh, K. A. Corzine, and V. Dargahi, "A New Breed of Optimized Symmetrical and Asymmetrical Cascaded Multilevel Power Converters," IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 3, no. 4, pp. 1160-1170, Dec. 2015, doi: 10.1109/JESTPE.2015.2459011.
[3] A. Hota, S. Jain, and V. Agarwal, "An Optimized Three-Phase Multilevel Inverter Topology With Separate Level and Phase Sequence Generation Part," IEEE Transactions on Power Electronics, vol. 32, no. 10, pp. 7414-7418, Oct. 2017, doi: 10.1109/TPEL.2017.2688394.
[4] C. Cecati, F. Ciancetta, and P. Siano, "A Multilevel Inverter for Photovoltaic Systems With Fuzzy Logic Control," IEEE Transactions on Industrial Electronics, vol. 57, no. 12, pp. 4115-4125, 2010, doi: 10.1109/TIE.2010.2044119.
[5] C. Phanikumar, J. Roy, and V. Agarwal, "A Hybrid Nine-Level, 1- Grid Connected Multilevel Inverter With Low Switch Count and Innovative Voltage Regulation Techniques Across Auxiliary Capacitor," IEEE Transactions on Power Electronics, vol. 34, no. 3, pp. 2159-2170, Mar. 2019, doi: 10.1109/TPEL.2018.2846628.
[6] D. Krishnachaitanya and C. A., "Quantitative Analysis of Asymmetric Multilevel Inverters With Reduced Device Count From Reliability and Cost Function Perspective-A Review," IEEE Transactions on Power Electronics, vol. 36, no. 10, pp. 1106811086, Oct. 2021, doi: 10.1109/TPEL.2021.3071375.
[7] E. Babaei, S. Alilu, and S. Laali, "A New General Topology for Cascaded Multilevel Inverters With Reduced Number of Components Based on Developed H-Bridge," IEEE Transactions on Industrial Electronics, vol. 61, no. 8, pp. 3932-3939, 2014, doi: 10.1109/TIE.2013.2286561.
[8] M. D. Siddique, S. Mekhilef, N. M. Shah, A. Sarwar, A. Iqbal, and M. A. Memon, "A New Multilevel Inverter Topology With

Reduce Switch Count," IEEE Access, vol. 7, pp. 58584-58594, 2019, doi: 10.1109/ACCESS.2019.2914430.
[9] K. K. Gupta, A. Ranjan, P. Bhatnagar, L. K. Sahu, and S. Jain, "Multilevel Inverter Topologies With Reduced Device Count: A Review," IEEE Transactions on Power Electronics, vol. 31, no. 1, pp. 135-151, Jan. 2016, doi: 10.1109/TPEL.2015.2405012.
[10] K. Sivakumar, A. Das, R. Ramchand, C. Patel, and K. Gopakumar, "A Five-Level Inverter Scheme for a Four-Pole Induction Motor Drive by Feeding the Identical Voltage-Profile Windings From Both Sides," IEEE Transactions on Industrial Electronics, vol. 57, no. 8, pp. 2776-2784, Aug. 2010, doi: 10.1109/TIE.2009.2026763.
[11] K. Gnanasambandam, A. Edpuganti, A. K. Rathore, and D. Srinivasan, "Modified Synchronous Pulsewidth Modulation of CurrentFed Five-Level Inverter for Solar Integration," IEEE Transactions on Power Electronics, vol. 32, no. 5, pp. 3370-3381, May 2017, doi: 10.1109/TPEL. 2016.2585584.
[12] M. J. P. Lavieville, P. Carrere, and T. Meynard, "Electronic circuit for converting electrical energy and a power supply installation making use thereof," U.S. Patent, No. 5,668,711., 1997.
[13] Zadehbagheri, Mahmoud, and Amin Payedar. "The feasibility study of using space vector modulation inverters in two-level of integrated photovoltaic system." TELKOMNIKA Indonesian Journal of Electrical Engineering 14.2 (2015): 205-214 doi:10.11591/telkomnika.v14i2.7414.
[14] P. Omer, J. Kumar, and B. S. Surjan, "A Review on Reduced Switch Count Multilevel Inverter Topologies," IEEE Access, vol. 8, pp. 22281-22302, 2020, doi: 10.1109/ACCESS.2020.2969551.
[15] R. Samanbakhsh, F. M. Ibanez, P. Koohi, and F. Martin, "A New Asymmetric Cascaded Multilevel Converter Topology With Reduced Voltage Stress and Number of Switches," IEEE Access, vol. 9, pp. 92276-92287, 2021, doi: 10.1109/ACCESS.2021.3092691.
[16] R. S. Alishah, S. H. Hosseini, E. Babaei, and M. Sabahi, "A New General Multilevel Converter Topology Based on Cascaded Connection of Submultilevel Units With Reduced Switching Components, DC Sources, and Blocked Voltage by Switches," IEEE Transactions on Industrial Electronics, vol. 63, no. 11, pp. 7157-7164, Nov. 2016, doi: 10.1109/TIE.2016.2592460
[17] R. S. Alishah, S. H. Hosseini, E. Babaei, and M. Sabahi, "Optimization Assessment of a New Extended Multilevel Converter Topology," IEEE Transactions on Industrial Electronics, vol. 64, no. 6, pp. 4530-4538, Jun. 2017, doi: 10.1109/TIE.2017.2669885.
[18] S. H. Latifi Majareh, F. Sedaghati, M. Hosseinpour, and S. R. Mousavi-Aghdam, "Design, analysis and implementation of a generalised topology for multilevel inverters with reduced circuit devices," IET Power Electronics, vol. 12, no. 14, pp. 3724-3731, Nov. 2019, doi: 10.1049/iet-pel.2019.0405.
[19] Javadian, Abdolmajid, et al. "Modeling of static var compensator-high voltage direct current to provide power and improve voltage profile." International Journal of Power Electronics and Drive Systems (IJPEDS) 12.3 (2021): 1659-1672. doi: 10.11591/ijpeds.v12.i3.pp1659-1672.
[20] V. Nair R., A. Rahul S., R. S. Kaarthik, A. Kshirsagar, and K. Gopakumar, "Generation of Higher Number of Voltage Levels by Stacking Inverters of Lower Multilevel Structures With Low Voltage Devices for Drives," IEEE Transactions on Power Electronics, vol. 32, no. 1, pp. 52-59, Jan. 2017, doi: 10.1109/TPEL.2016.2528286.
[21] Wenchao Song and A. Q. Huang, "Fault-Tolerant Design and Control Strategy for Cascaded H-Bridge Multilevel Converter-Based STATCOM," IEEE Transactions on Industrial Electronics, vol. 57, no. 8, pp. 2700-2708, Aug. 2010, doi: 10.1109/TIE.2009.2036019.
[22] M. N. Azari, M. Kiyani, M. Amani, and M. Rezanejad, "Realization of an extended switched-capacitor multilevel inverter topology with self voltage balancing," AEU - International Journal of Electronics and Communications, vol. 170, Oct. 2023, doi: 10.1016/j.aeue.2023.154834.
[23] E. Babaei, A. Dehqan, and M. Sabahi, "A new topology for multilevel inverter considering its optimal structures," Electric Power Systems Research, vol. 103, pp. 145-156, Oct. 2013, doi: 10.1016/j.epsr.2013.06.001.
[24] A. Lotfi et al., "Novel multilevel inverter topology with low switch count," International Journal of Emerging Electric Power Systems, May 2023, doi: 10.1515/ijeeps-2022-0309.
[25] G.-J. Su, "Multilevel DC-Link Inverter," IEEE Transactions on Industry Applications, vol. 41, no. 3, pp. 848-854, May 2005, doi: 10.1109/TIA.2005.847306.
[26] M. Rawa et al., "A New Multilevel Inverter Topology with Reduced DC Sources," Energies, vol. 14, no. 15, p. 4709, Aug. 2021, doi: 10.3390/en14154709.
[27] G. Waltrich and I. Barbi, "Three-phase Cascaded multilevel inverter using power cells with two inverter legs in series," in 2009 IEEE Energy Conversion Congress and Exposition, IEEE, Sep. 2009, pp. 3085-3092. doi: 10.1109/ECCE.2009.5316460.
[28] P. P., J. Sathik, S. P., M. A., and S. H. E. Abdel Aleem, "A new asymmetric dual source multilevel inverter topology with reduced power switches," Journal of the Chinese Institute of Engineers, vol. 42, no. 5, pp. 460-472, Jul. 2019, doi: 10.1080/02533839.2019.1598286.
[29] S. P. Gautam, L. K. Sahu, and S. Gupta, "Reduction in number of devices for symmetrical and asymmetrical multilevel inverters," IET Power Electronics, vol. 9, no. 4, pp. 698-709, Mar. 2016, doi: 10.1049/iet-pel.2015.0176.
[30] E. Babaei, S. Laali, and Z. Bayat, "A Single-Phase Cascaded Multilevel Inverter Based on a New Basic Unit With Reduced Number of Power Switches," IEEE Transactions on Industrial Electronics, vol. 62, no. 2, pp. 922-929, Feb. 2015, doi: 10.1109/TIE.2014.2336601.
[31] R. H. Baker and L. H. Bannister, "Electric power converter - US3867643A," United States Patent, 1975.
[32] V. Kubendran, Y. Mohamed Shuaib, S. Vidyasagar, V. Kalyanasundaram, and K. Saravanan, "The development of a generalized multilevel inverter for symmetrical and asymmetrical dc sources with a minimized ON state switch," Ain Shams Engineering Journal, p. 102358, Jul. 2023, doi: 10.1016/j.asej.2023.102358.
[33] E. Rahmani, S. Mohammadi, M. Zadehbagheri, and M. Kiani, "Probabilistic reliability management of energy storage systems in connected/islanding microgrids with renewable energy," Electric Power Systems Research, vol. 214, p. 108891, Jan. 2023, doi: 10.1016/j.epsr.2022.108891.
[34] K. V. S. Kumar and A. Dheepanchakkravarthy, "A Single Source Hybrid Nine-Level Multilevel Inverter with Extension Topology," Advances in Electrical and Computer Engineering, vol. 23, no. 2, pp. 75-84, 2023, doi: 10.4316/AECE.2023.02009.
[35] S. R. Khasim and C. Dhanamjayulu, "Design and Implementation of Asymmetrical Multilevel Inverter With Reduced Components and Low Voltage Stress," IEEE Access, vol. 10, pp. 3495-3511, 2022, doi: 10.1109/ACCESS.2022.3140354.
[36] P. Gawhade and A. Ojha, "A novel design of basic module-based multilevel inverter for symmetrical/asymmetrical sources," International Journal of Circuit Theory and Applications, vol. 51, no. 9, pp. 4257-4275, Sep. 2023, doi: 10.1002/cta.3638.

## BIOGRAPHIES OF AUTHORS



Afzal Keivanlou Shahrestanaki (D) 8 SC was born in Sabzevar, Iran in May 1990. In 2013 he received his B.S. in Electrical Engineering from Birjand University. He is currently studying for a master's degree in Power Electronic and Electrical Machines at Hakim Sabzevari University. His current research interests include multilevel inverters, electric motor drives and solar inverter, maximum power point tracker, and battery chargers. He can be contacted at email: afzalkeivanlou @ yahoo.com.


Rahim Ildarabadi (i) SC IV was born in Sabzevar, Iran in 1975. He received the Ph.D. degree from Ferdowsi University of Mashhad in 2010. He is a full-time faculty member at Sabzevar, Hakim Sabzevari University. His main area of interests is automation system, electrical machine drive, renewable energy, instruments, and measurement. He is currently an assistant professor of Electrical Engineering at Hakim Sabzevari University. He can be contacted at email: rahim.ildarabadi@gmail.com.

Mahmoud Zadehbagheri (D) SC was born in Yasouj, Iran, in October 1979. He received a B.S. degree in Electrical Engineering from Kashan University, in 2003, an M.S. degree in Electrical Engineering from Islamic Azad University, Najafabad Branch, in 2008, and the joint Ph.D. degree in Electrical Engineering from Universiti Teknologi Malaysia (UTM), Johor, Skudai, Malaysia, and Hakim Sabzvari University, Khorasan, Iran, in 2017. He is with the Department of the Electrical Engineering, Islamic Azad University, Yasouj Branch. He is currently collaborating as a reviewer and editorial board with the journals applied energy, hydrogen energy, IJRER, micro machines, sensors, energies, EPCS, IJPEDS. His research interests include the fields of power electronics, FACTS devices, optimization methods, renewable energy, energy hub, and power quality. He can be contacted at email: ma.zadehbagheri@iau.ac.ir.


Tole Sutikno (D) SC is a lecturer in Department of Electrical Engineering at the Ahmad Dahlan (UAD) University, Yogyakarta, Indonesia. He received his B.Eng., M.Eng. and Ph.D. degrees in Electrical Engineering from Diponegoro University, Universitas Gadjah Mada and Universiti Teknologi Malaysia, in 1999, 2004, and 2016, respectively. Since July 2023, he has been a full professor at Universitas Ahmad Dahlan in Yogyakarta, Indonesia, after previously serving as an associate professor since June 2008. He is currently an editor-in-chief of the TELKOMNIKA since 2005, and the head of the Embedded Systems and Power Electronics Research Group since 2016. His research interests include the field of digital design, industrial applications, industrial electronics, industrial informatics, power electronics, motor drives, renewable energy, FPGA applications, embedded system, artificial intelligence, intelligent control, and digital library. He can be contacted at email: tole@te.uad.ac.id.

