A highly effective and simplified DPWM algorithm for NPC inverters for high power factor load applications

Duc-Hung Nguyen^{1,2}, Minh-Duc Pham^{1,2}, Nho Van Nguyen^{1,2}

¹Faculty of Electrical and Electronics Engineering, Ho Chi Minh City University of Technology (HCMUT), Ho Chi Minh City, Vietnam ²Vietnam National University Ho Chi Minh City, Thu Duc City, Ho Chi Minh City, Vietnam

Article Info	ABSTRACT
Article history:	In recent years, high-power three-level neutral point clamped (NPC) inverters
Received Jan 25, 2024 Revised Jul 9, 2024 Accepted Jul 12, 2024	have significantly increased, particularly in the renewable energy sector and industries. These inverters are crucial in applications such as offshore wind farms and high-power motor drives, where reducing switching losses and improving the overall longevity, efficiency, and reliability of inverter systems are key. While conventional space vector pulse width modulation (SVPWM)
Keywords:	has been used to reduce switching losses, it also increases the computational burden in the $\alpha\beta$ coordinates. Our study introduces an effective and highly
High power factor Neutral point clamped Pulse width modulation Three phase neutral point clamped Zero-sequence function	efficient carrier-based discontinuous pulse width modulation (DPWM) method specifically designed for high power factor loads to address this challenge. This approach significantly reduces computational execution time by adding the zero-sequence function into the fundamental signals. The efficiency of our new method is evident in the results: the proposed DPWM has successfully reduced switching losses, leading to a substantial enhancement of system efficiency. Our space vector analysis and simulation results, achieved using MATLAB and PLECS software, further validate the efficiency of our approach. Additionally, experimental results with a small-scale three-phase NPC inverter were conducted to validate the effectiveness and efficiency of the proposed DPWM.
	This is an open access article under the <u>CC BY-SA</u> license.
	CC ① ③ BY SA

Corresponding Author:

Nho Van Nguyen

Faculty of Electrical and Electronics Engineering, Ho Chi Minh City University of Technology (HCMUT) 268 Ly Thuong Kiet Street, District 10, Ho Chi Minh City, Vietnam Email: nvnho@hcmut.edu.vn

1. INTRODUCTION

Primary goals in industrial applications revolve around optimizing power capacity and minimizing manufacturing costs. Achieving a balance between maximizing power rating and minimizing manufacturing expenses is challenging and often requires a compromise. In low-voltage scenarios, the two-level inverter is a popular choice due to its cost-effectiveness and simplicity of control [1]-[3]. However, it's important to note that the two-level inverter does suffer from high output voltage harmonics, which in turn necessitates an expensive, bulky power filter [4], [5]. This financial burden, coupled with the limitation of voltage stress in the semiconductor switches, means that two-level inverters are typically restricted to low-voltage applications [6]-[8].

The challenges posed by the issues have been tackled through the three-level inverter [9], [10]. Compared to the two-level inverter which has only two voltage levels $+V_{DC}/2$ and $-V_{DC}/2$, the three-level inverter offers three output voltage levels of $+V_{DC}/2$, 0 and $-V_{DC}/2$ [11]. As a result, conventional three-level inverters distribute a lower voltage stress per switch. In industrial applications, ensuring low electromagnetic interference (EMI) is crucial as it helps to maintain signal integrity, prevent disruptions in sensitive equipment,

and comply with stringent regulatory standards. For these issues, the three-level neutral-point-clamped (NPC) inverter has been advantageous for its low EMI and superior efficiency [12], [13].

Pulse width modulation (PWM) has been a practical approach [14], [15] to control a three-level NPC inverter. Two essential PWM control strategies are multi-carrier PWM and space vector PWM (SVPWM) [16]. In the approach of multi-carrier PWM, the process of generating switch-gating signals includes comparing the modulation signal with carriers [17]. In contrast, space vector modulation (SVM) is a more sophisticated technique that determines reference vector location, active voltage vectors, and their corresponding dwelling times in $\alpha\beta$ coordinates [18], [19]. The SVM method enables flexible control of the inverter output voltages by continuously controlling the voltage vector sequences and their timings. However, its implementation necessitates burden calculations involving trigonometric functions on the microprocessor. This complexity also appears from the dynamic manipulation of voltage vectors in a multi-dimensional coordinate system, underscoring the challenges of enhancing power electronics systems' performance.

The primary difficulty with the high-power three-level NPC inverter is switching losses and high computation burden, even though several PWM approaches, such as multi-carrier PWM, selective harmonic elimination, and SVM, have been proposed to enhance output voltage quality. This work proposes a simplified discontinuous pulse width modulation algorithm (DPWM) using a carrier-based approach to improve PWM control further [20], [21]. The proposed technique minimizes computational complexity by injecting zero-sequence functions into the fundamental signals. The proposed method is to select offset voltage to the adjusted control signal to regulate the dwelling times of switching states. Additionally, in terms of sensor usage, measuring load currents is unnecessary for high-power factor load, which reduces the cost of high-performance microcontrollers and overall system expenses. This advancement enhances the method's adaptability to low-cost microcontrollers, making power inverter control more accessible and cost-effective for industrial systems. The study employs space vector analysis and uses MATLAB and PLECS models to conduct carrier-based PWM simulations. Additionally, experimental validation using a small-scale three-phase NPC inverter shows the efficacy and feasibility of the proposed DPWM technique.

2. THREE-LEVEL NPC INVERTER SCHEMATIC AND MODULATION ANALYSIS

The three-level NPC inverter is gaining much attention for its use in renewable energy power conversion and motor drive applications. This topology is advantageous for its efficiency and simplicity. This topology reduces the number of components needed and makes it economical and suitable for a wide range of high-power applications [22]. NPC inverter structures can be either diode-clamped type using diodes to control voltage levels or T-type incorporating switches for improved efficiency and reduced component count. Figure 1 shows the schematic of a three-level T-NPC inverter, which presents a typical 3 level inverter used in practice, with twelve insulated-gate bipolar transistor (IGBT) switches organized into three inverter legs. These legs connect to the three-phase load via midpoints A, B, and C, as illustrated in the diagram [23].



Figure 1. The three-level T-NPC inverter topology

The instant voltage values can be deduced by analyzing the switching states of the IGBT switches. There are 27 switching vectors: six large, six medium, twelve small, and three null or zero. If the two capacitors C_1 and C_2 in the three-level NPC inverter are the same, the capacitor voltage V_{C1} and V_{C2} will be equal ($V_{C1} = V_{C2}$). The shared voltage across both capacitors is half the magnitude of the DC bus voltage. Table 1 shows the phase-to-G point voltage values (V_{XG} ; X=A, B, C) and phase-to-O point voltage (V_{OG}) corresponding to each switching state. In the table, a value of 1 indicates the switch is in the ON position, while 0 signifies that the IGBT is in the OFF position. The mathematical equation represents the switching state as (1):

$$\begin{cases} S_{2X} \ge S_{1X} \\ S_{1X} + S_{3X} = 1 \\ S_{2X} + S_{4X} = 1' \\ X = A, B, C \end{cases}$$
(1)

Within (1), S_{JX} represents the switching state of the switch S_{JX} , $S_{JX}=1$ if S_{JX} is on and $S_{JX}=0$ if S_{JX} is off, where X stands for A, B, or C and J=1,2,3,4. The phase-to-neutral point voltage V_{XG} exhibits three voltage levels: $+V_{DC}/2$, $-V_{DC}/2$ and 0. The calculation of its value is as (2):

$$V_{XG} = \frac{(S_X - 1)}{2} V_{dc}$$
(2)

where $S_X = S_{1X} + S_{2X}$.

Table 1. NPC inverter switching states

c	The switching states				V	V
3x	S_{1X}	S_{2X}	S_{3X}	S_{4X}	V XO	V XG
2	1	1	0	0	$+V_{DC}$	$+V_{DC}/2$
1	0	1	1	0	$+V_{DC}/2$	0
0	0	0	1	1	0	$-V_{DC}/2$

3. CONVENTIONAL PULSE WIDTH MODULATION TECHNIQUE

Among PWM techniques, phase disposition pulse width modulation (PD-PWM) is often preferred due to its simple implementation and high output voltage quality [20], [21]. The PD-PWM approach generates voltage output by using two level-shift in-phase carriers. For example, switches S_{1X} and S_{3X} receive their pulse switching signals from the upper carrier signal (V_{car1}), while switches S_{2X} and S_{4X} receive their switching signals from the lower carrier signal (V_{car2}).

Figure 2 illustrates the basic concept of a PD-PWM method using two triangular carriers. However, the conventional PD-PWM technique poses a significant challenge—unavoidable switching losses due to the sinusoidal nature of the modulation signal compared to a carrier wave [24], [25]. The constant switching of the three-phase legs in each sampling period increases switching losses, particularly in high-power load applications.



Figure 2. Carriers and modulation signals in conventional PD-PWM scheme

4. PROPOSED DPWM TECHNIQUE USING ADDITIONAL OFFSET VOLTAGE CONTROL

DPWM, a key PWM strategy in the field of power electronics, is often used to reduce switching loss in voltage source inverters. One effective way to minimize switching loss is to strategically avoid switching for the phase leg with the highest current. This strategic approach can be extended to high-load power factor converter systems, where the avoidance of switching to the phase with the highest voltage amplitude is a significant breakthrough. The hexagonal diagram of the three-level NPC inverter is divided into six sectors labeled from I to VI, as shown in Figure 3(a). Figure 3(b) depicts the corresponding output voltage waveforms, highlighting specific sections for better understanding and correlation with Figure 3(a). In Figure 3(b), the highest voltage amplitude consistently corresponds to the maximum phase voltage in sectors I, III, and V.

Conversely, in the remaining sectors, the highest voltage amplitude consistently displays the minimum phase voltage. For instance, phase A voltage and current reach their highest amplitude values in sector I. Here, the necessity of preventing phase A commutation becomes apparent, as it is a crucial step to optimize switching loss.



Figure 3. Proposed sector definitions labelled from I to VI; (a) sector and region definitions in the space vector diagram and (b) sectors I to VI and its corresponding three phase voltage reference

This can be achieved using the offset voltage $(V_{DC} - v_a)$, equivalent to the function $(2 - v_a)$. Similarly, voltages and currents reach their minimal levels in phase C-sector II. Minimizing switching loss requires preventing phase C commutation by holding the C phase leg voltage to 0. It makes the offset voltage value $(-v_c)$ and the related extra offset value $(-v_c)$. By defining sectors, I to VI related to the three-phase voltage reference in Figure 3(b), a sector detection block diagram is proposed to identify the sector. This method is of significant importance as it is based on simple comparing three-phase voltage reference values.

In the proposed control scheme, each sector can be divided into discrete zones labeled from 1 to 6, as illustrated for sector I in Figure 3(a). A description of switching states related to region 1 of sector I is carried out to demonstrate the idea in the the maximum voltage value (v_a) . Table 2 shows that throughout region I, the value of v_a^* is always the greatest, indicating that $v_a^* > v_b$ and $v_a^* > v_c$ during this time. During the entire switching cycle, switch S_A remains unchanged, which is state 2. In sector I, the optimal switching sequence for the least losses is shown in Figure 4(a) for region 1 and Figure 4(b) for region 6. Consequently, by maintaining the switching state $S_A=2$ unchanged throughout the sector I, the proposed control strategy enhances the efficiency of the NPC inverter. A similar analysis can be applied to the remaining sectors.

Table 2. Proposed offset voltage function for sectors I to VI

	Sector (I)	Sector (II)	Sector (III)	Sector (IV)	Sector (V)	Sector (VI)
Offset voltage (v_0)	$2 - v_a^*$	$-v_c^*$	$2 - v_{b}^{*}$	$-v_a^*$	$2 - v_c^*$	$-v_b^*$
Conditions	$Max = v_a^*$	$Min = v_c^*$	$Max = v_b^*$	$Min = v_a^*$	$Max = v_c^*$	$Min = v_b^*$

$211 \rightarrow 221 \rightarrow 222 \rightarrow 221 \rightarrow 211$	$200 \rightarrow 201 \rightarrow 211 \rightarrow 201 \rightarrow 200$
S _A 2 2 2 2 2	S _A 2 2 2 2 2
S _B 12221	S _B 0 0 1 0 0
S _C 11211	$S_C = 0 \boxed{1 \ 1 \ 1} 0$
(a)	(b)

Figure 4. An examination of the switching states and sequence related to region 1 and region 6 of sector I; (a) S_A, S_B, and S_C states in region 1 and (b) S_A, S_B, and S_C states in region 6

To implement carrier based PWM method, a voltage offset v_0 will be proposed. The modulating signals corresponding to the leg voltage v_i can be expressed as (3):

$$v_i = v_i^* + v_0, \tag{3}$$

where v_i^* , i=a,b,c are reference fundamental voltages. The main issue now is determining the voltage offset. v_0 . For sectors I, III and V, the offset voltage is derived as (4):

$$v_0 = 2 - v_{max}^* \tag{4}$$

where $V_{max}^* = max(v_a^*, v_b^*, v_c^*)$. For the remaining sectors, the offset voltage is derived as:

$$v_0 = -v_{min}^*.$$

where $V_{min}^* = min(v_a^*, v_b^*, v_c^*)$. The offset functions proposed for all sectors are described completely in Table 2.

The block diagram of proposed DPWM in Figure 5. The sinusoidal reference waveforms v_a^* , v_b^* , and v_c^* are sent as inputs to the offset generator block, which defines the offset with some comparison operators of phase voltage reference. After that, the relevant voltage offset adds to the fundamental references. Periodically, the modulating signals are compared with carrier waves for generating pulse signals.



Figure 5. The block diagram of proposed DPWM

5. SIMULATION RESULTS AND DISCUSSION

To obtain the performance of the proposed DPWM approach, simulated implementation has been carried out using MATLAB software. The simulation will be conducted with specified system parameters, including a DC supply voltage of v_{DC} = 300 V, and the output fundamental frequency (f_{NPC}) of 50 Hz. For the load parameters, load resistance (R) is 1.5 Ω , and load inductance (L) is 1 mH. The carrier frequency or switching frequency is $f_{carrier}$ =3 kHz. The reference voltage waveforms and indexes of related sectors for two modulation index values, m=0.8 and m=0.4, are shown in Figures 6(a) and (b). As seen in Figures 6(a) and (b), the additional offset is easily determined from the maximum and minimum voltage values as described in Table 2. For demonstration, the simulated sector index changes in a sequence from sector I to sector VI, which is identical to the sector analysis in section 4. The modulating (or leg) voltages are shown in Figures 7(a) and (b), and the offset voltages are shown in Figures 7(c) and (d). The IGBT gate signals are then produced by comparing these modulating leg voltages with carrier waves, which is set at 3 kHz.



Figure 6. The sector detection performance and its corresponding voltage reference; (a) modulation index is set as 0.8 and (b) modulation index is set as 0.4



Figure 7. The shifted offset voltage waveform and the modulating waveform; (a) modulation index is set as 0.8, (b) modulation index is set as 0.4, (c) offset voltage waveform with modulation index is set as 0.8, and (d) offset voltage waveform with modulation index is set as 0.4

Figures 8(a) and (b) display the output voltage V_{AG} , the leg voltage V_{AN} , and phase A current (i_a) for modulation index values (m) of 0.8 and 0.4. It can be seen that there are no commutations in phase A during sector I and sector IV when phase A output current reaches its largest and lowest values, respectively and the inverter voltage V_{AG} maintains constant as shown in Figures 8(a) and (b). These simulation results, confirm that by avoiding switching at highest current, the proposed DPWM enables reducing switching losses and improving inverter efficiency.



Figure 8. Voltage between A and G points (V_{AG}), voltage between A and N points (V_{AN}), and phase A current (i_a); (a) modulation index is set as 0.8 and (b) modulation index is set as 0.4

A PLECS loss simulation platform was performed to calculate switching loss. Figures 9(a) and (b) display the averaging value of switching losses of all switches in NPC inverter for the conventional PDPWM method [20] and for the proposed DPWM method. The IGBT and diode datasheet from PLECS model in [26] are used. The modulation index and fundamental frequency are set as m=0.8 and f=50 Hz, respectively. As shown in Figures 9(a) and (b), the switching losses of the proposed DPWM, equal to 19W are reduced significantly compared with 31.2 W of the conventional sinusoidal PWM method.



Figure 9. Switching losses simulation using PLECS platform with modulation index is set as 0.8; (a) conventional method and (b) proposed method

6. EXPERIMENTAL RESULTS AND DISCUSSION

In order to verify the proposed method effectively, the small-scale experimental system is set up with system parameters listed in Table 3. In the experiment, the microcontroller Texas instrument (TI) 28379D is used, and the sampling frequency is set to be equal to that of the switching frequency ($f_{sampling}=3$ kHz). The voltage reference and detected sector waveforms are calculated by the TI microcontroller TMS320F28379D, and it is exported to display in the oscilloscope using a digital-to-analog converter (DAC) module. The laboratory three phase NPC experimental system is shown in Figure 10.

Table 3. Small-scale experimental system parameters			
Parameter	Value		
Input power and control parameters			
DC source voltage (V)	75 V×2 sources=150 V		
Microcontroller	TI TMS320F28379D		
DAC module	DAC A and B of 28379D launchpad		
Output frequency	50 Hz		
Carrier frequency (switching frequency)	3 kHz		
Controller sampling frequency	3 kHz		
Oscilloscope specs			
Bandwidth	100 MHz		
Voltage probe	10 X/100 MHz		
Modulation index testing cases			
Case 1	Modulation index m=0.8		
Case 2	Modulation index m=0.4		



Figure 10. The laboratory three phase NPC experimental system

Figures 11(a) and (b) show the experimental results of voltage reference when the modulation index values are set as 0.8 and 0.4, respectively. For illustration, sector index number is also presented in a sequence from sector I to sector VI, which is identical with the analysis in section 4. Figures 12(a) and (b) show the offset voltage waveforms exported from the TI microcontroller. Figures 12(a) and (b) present the modulation signal deduced by adding the reference voltage with the proposed offset voltage. Both the offset voltage and modulation voltage have waveforms similar to that of the simulation results.

For modulation indices m=0.8 and m=0.4, Figures 13(a) and (b) show the VAG waveform of the sinusoidal PD PWM and Figures 13(c) and (d) show the VAG waveform of the proposed DPWM method. For example, in the case of m=0.8, there is no switching to appear, and VAG maintains constant in phase A during sectors I and IV, corresponding to the peak and minimum values of phase A output current. Similarly, it can be explained for case of m=0.4. The results of the experiment demonstrated in Figures 11-13, show the advantages of the proposed control approach in terms of reducing switching losses and increasing inverter efficiency.



Figure 11. Experimental results of sector detection and voltage reference exported from microcontroller; (a) modulation index is set as 0.8 and (b) modulation index is set as 0.4



Figure 12. Experimental waveforms of offset voltage and modulation voltage; (a) modulation index is set as 0.8 and (b) modulation index is set as 0.4



Figure 13. Experimental waveform of V_{AG} with the conventional and proposed control methods; (a) conventional method with modulation index 0.8, (b) conventional method with modulation index 0.4, (c) proposed method with modulation index 0.8, and (d) proposed method with modulation index 0.4

CONCLUSION 7.

This paper investigates a simplified DPWM algorithm for an NPC inverter, a method that can be effectively applied to high-power loads with power factors close to unity. In contrast to the complexity of SVPWM in $\alpha\beta$ coordinates, we propose a new carrier-based PWM approach using an additional offset voltage. This offset voltage is added to fundamental voltages to create the reference three-phase voltages. The proposed control approach effectively reduces switching losses, increasing efficiency. The simplicity of the proposed DPWM strategy makes the method more accessible and cost-effective for industrial applications, particularly for low-cost microcontrollers. Finally, the simulation and experimental results have validated the effectiveness of the proposed method.

ACKNOWLEDGEMENTS

This research is funded by VNU-HCM under grant number DN2022-20-03. We acknowledge Ho Chi Minh City University of Technology (HCMUT), VNU-HCM for supporting this study.

REFERENCES

- N. Soualhi, A. Makouf, N. Nait-Said, and S. Hamada, "Comparison between a Two-Level and Three-Level Inverter fed Induction [1] Motor including Losses and Efficiency," in 2020 4th International Conference on Advanced Systems and Emergent Technologies (IC_ASET), 2020, pp. 89–94, doi: 10.1109/IC_ASET49463.2020.9318310.
- M. Schweizer, T. Friedli, and J. W. Kolar, "Comparative evaluation of advanced three-phase three-level inverter/converter [2] topologies against two-level systems," IEEE Transactions on Industrial Electronics, vol. 60, no. 12, pp. 5515-5527, 2013, doi: 10.1109/TIE.2012.2233698.
- M. Kashif, Z. Fang, S. Gautam, Y. Li, and A. Syed, "A Study of Three-Level Neutral Point Clamped Inverter Topology," Indonesian [3] Journal of Electrical Engineering and Computer Science (IJEECS), vol. 12, no. 8, pp. 5999-6008, Aug. 2014, doi: 10.11591/ijeecs.v12.i8.pp5999-6008.
- A. Reznik, M. G. Simões, A. Al-Durra and S. M. Muyeen, " LCL Filter Design and Performance Analysis for Grid-Interconnected [4] Systems," in IEEE Transactions on Industry Applications, vol. 50, no. 2, pp. 1225-1232, March-April 2014, doi: 10.1109/TIA.2013.2274612.
- Suroso, Winasis, D. T. Nugroho, and W. T. Cahyanto, "Power loss analysis of current-modules based multilevel current-source [5] power inverters," TELKOMNIKA (Telecommunication Computing Electronics and Control), vol. 17, no. 1, pp. 453–462, Feb. 2019, doi: 10.12928/telkomnika.V17I1.11601.
- [6] M. Schweizer and J. W. Kolar, "Design and implementation of a highly efficient three-level T-type converter for low-voltage applications," IEEE Transactions on Power Electronics, vol. 28, no. 2, pp. 899–907, 2013, doi: 10.1109/TPEL.2012.2203151.
- [7] A. Kumar and D. Chatterjee, "A survey on space vector pulse width modulation technique for a two-level inverter," 2017 National Power Electronics Conference, NPEC, Jul. 2017, vol. 2018, pp. 78-83, doi: 10.1109/NPEC.2017.8310438.
- A. A. Kadum, "PWM control techniques for three phase three level inverter drives," TELKOMNIKA (Telecommunication [8] Computing Electronics and Control), vol. 18, no. 1, pp. 519–529, Feb. 2020, doi: 10.12928/telkomnika.V18I1.12440.
- [9] K. Li, M. Wei, C. Xie, F. Deng, J. M. Guerrero, and J. C. Vasquez, "Triangle carrier-based DPWM for three-level NPC inverters," in IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 6, no. 4, pp. 1966-1978, Dec. 2018, doi: 10.1109/JESTPE.2018.2812704.
- [10] R. Palanisamy et al., "Simulation of Single Phase 3-level Z-source NPC Inverter with PV System," TELKOMNIKA (Telecommunication Computing Electronics and Control), vol. 16, no. 5, pp. 2293-2301, Oct. 2018, doi: 10.12928/telkomnika.V16I5.7098.
- [11] B. A. Welchko, M. B. De R. Correa, and T. A. Lipo, "A three-level MOSFET inverter for low-power drives," IEEE Transactions on Industrial Electronics, vol. 51, no. 3, pp. 669-674, Jun. 2004, doi: 10.1109/TIE.2004.825337.
- [12] J. Rodriguez, S. Bernet, P. K. Steimer, and I. E. Lizama, "A survey on neutral-point-clamped inverters," IEEE Transactions on *Industrial Electronics*, vol. 57, no. 7, pp. 2219–2230, Jul. 2010, doi: 10.1109/TIE.2009.2032430. [13] Z. Shen, M. Chen, H. Wang, X. Wang, and F. Blaabjerg, "EMI Filter Robustness in Three-Level Active Neutral-Point-Clamped
- Inverter," IEEE Trans Power Electron, vol. 37, no. 4, Apr. 2022, doi: 10.1109/TPEL.2021.3124282.
- S. Busquets-Monge, J. Bordonau, D. Boroyevich, and S. Somavilla, "The nearest three virtual space vector PWM A modulation for the comprehensive neutral-point balancing in the three-level NPC inverter," *IEEE Power Electronics Letters*, vol. 2, no. 1, pp. [14] 11-15, Mar. 2004, doi: 10.1109/LPEL.2004.828445.
- Suroso, A. Khafidz, Winasis, and H. Siswantoro, "Three-level modified sine wave inverter equipped with online temperature monitoring system," *TELKOMNIKA (Telecommunication Computing Electronics and Control)*, vol. 18, no. 2, pp. 977–984, Apr. [15] 2020, doi: 10.12928/telkomnika.V18I2.14848.
- T. Prathiba and P. Renuga, "Multi carrier PWM based multi level inverter for high power applications," International Journal of [16] Computer Applications, vol. 1, no. 9, pp. 67-71, 2010, doi: 10.5120/197-336.
- [17] G. Rajpriya, S. Ravi, and A. M. A. Zaidi, "Design and development of MATLAB Simulink based Selective Harmonic Elimination technique for three phase voltage source inverter," in 2013 International Conference on Advanced Computing and Communication Systems, 2013, pp. 1-5, doi: 10.1109/ICACCS.2013.6938734.
- [18] L. Ibarra, P. Ponce, and A. Molina, "Generalized dq frame PWM strategy for three-phase electric machinery," IFAC-PapersOnLine, vol. 48, no. 3, pp. 1–7, 2015, doi: 10.1016/j.ifacol.2015.06.049.
- [19] S. Vashishtha and K. R. Rekha, "A survey: Space vector PWM (SVPWM) in 3 ovvltage source inverter (VSI)," International Journal of Electrical and Computer Engineering (IJECE), vol. 8, no. 1, pp. 11-18, Feb. 2018, doi: 10.11591/ijece.v8i1.pp11-18.
- M. A. Rahman and M. R. Islam, "Modified high frequency phase disposition pulse width modulation for modular cascaded H-[20] bridge multilevel converters," in 2017 3rd International Conference on Electrical Information and Communication Technology (EICT), 2017, pp. 1-5, doi: 10.1109/EICT.2017.8275187.

- [21] G. Carrara, S. Gardella, M. Marchesoni, R. Salutari, and G. Sciutto, "A new multilevel PWM method: a theoretical analysis," in IEEE Transactions on Power Electronics, vol. 7, no. 3, pp. 497-505, Jul. 1992, doi: 10.1109/63.145137.
- [22] K. K. Gupta and P. Bhatnagar, Multilevel inverters: conventional and emerging topologies and their control. Academic Press, 2017.
- [23] S. K. Giri, S. Banerjee, and C. Chakraborty, "An improved modulation strategy for fast capacitor voltage balancing of three-level NPC inverters," *IEEE Transactions on Industrial Electronics*, vol. 66, no. 10, pp. 7498–7509, Oct. 2019, doi: 10.1109/TIE.2018.2880723.
- [24] A. M. Hava, R. J. Kerkman, and T. A. Lipo, "Carrier-based PWM-VSI overmodulation strategies: Analysis, comparison, and design," *IEEE Trans Power Electron*, vol. 13, no. 4, pp. 674–689, 1998, doi: 10.1109/63.704136.
- [25] R. Sarker, "Phase Disposition PWM (PD-PWM) Technique to Minimize WTHD from a Three-Phase NPC Multilevel Voltage Source Inverter," 2020 IEEE International Conference for Convergence in Engineering, ICCE 2020 - Proceedings, Sep. 2020, pp. 220–224, doi: 10.1109/ICCE50343.2020.9290697.
- [26] "PLECS DEMO MODEL Buck Converter with Thermal Model," Plexim, 2024.

BIOGRAPHIES OF AUTHORS



Duc-Hung Nguyen D S E C received the B.E. (2004), and M.E. (2009) degrees in electrical engineering from Ho Chi Minh City University of Technology, Vietnam. His research interests include power electronics, electrical machine drives, low-cost inverters, renewable energy, and OBC. He can be contacted at email: hungnd@hcmut.edu.vn.





Nho Van Nguyen b K s c was born in Vietnam, in 1964. He received his M.S. and Ph.D. degrees in electrical engineering from the University of West Bohemia, Plzen, Czech Republic, in 1988 and 1991, respectively. Since 1992, he has been with the Department of Electrical and Electronics Engineering, Ho Chi Minh City University of Technology, Vietnam, where he is currently an Associate Professor. He was with KAIST as a Postdoctoral Fellow for six months, in 2001, and a Visiting Professor for one year, from 2003 to 2004. His research interests include modeling and control of switching power converters, active power filters, and PWM techniques for power converters. He can be contacted at email: nvnho@hcmut.edu.vn.