IEEE 802.11n Physical Layer Implementation on Field Programmable Gate Array
Abstract
Register transfer level (RTL) development is a time cost step that requires high diligence and fidelity to get the valid interpretation of abstraction function of digital circuit. In this research, we introduce and prove that Model-Based Design Process (MBDP) is an effective and efficient way to develop a RTL complex system such as wireless communication. Using MBDP flow, we interpret, develop, and verify the physical layer RTL of a new standard that ratified on the end 2009, i.e. IEEE 802.11n wireless local area network (WLAN). The result of this research is a prototyping FPGA StratixII EP2S180 that has properly worked as a 2x2 MIMO WLAN with maximum throughput 144 Mbps.
Full Text:
PDFReferences
Suharjo I. Analisis Penggunaan Jaringan Kabel Listrik Sebagai Media Komunikasi Data Internet. TELKOMNIKA. Program Studi Teknik Elektro, Universitas Ahmad Dahlan. 2009; 7(1).
IEEE Standards Association. IEEE 802.11nTM. Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications, Amendment 5: Enhancements for Higher Throughput. New York; Oct. 2009.
Setiawan H, Nagao Y, Huang ML, Lee J, Kurosaki M, Pyun KP, Ochi H, Park SC. High Throughput MAC Architecture for IEEE 802.11n. IEICE Technical Report. no.B-5-42, P.355, Tokyo, Sept., 2008.
GJ Foschini. Layered Space-Time Architecture for Wireless Communication in a Fading Environment When Using Multi-Element Antennas. Bell Labs Technical Journal. 1996; 1(2): 41-59.
Brown S, Vranesic Z. Fundamentals of Digital Logic with VHDL Design. 2nd edition. McGraw-Hill Int. 2005
Syafei WA, Nagao Y, Nishijo K, Teramoto A, Kurosaki M, Ochi H. Achieving Highly Reliable Wireless Communication System Design Using a Model-based RTL Design. IEEE The 50th Global Communications Conference (GLOBECOM). Washington DC. Nov. 2007.
Yamanaka Y, Nagao Y, Higashi K, Kurosak M, Ochi H. Development of Prototype Board IEEE802.11n and IP Set. IEEE The 9th International Conference on Advanced Communication Technology. Gangwon-Do Korea. 2007; 19-124.
Sutikno H. Hardware-Resource Saving For Realization of Space Vector PWM Based on FPGA Using Bus-Clamping Technique. TELKOMNIKA. 2009; 7(3): 161-168.
Sutikno H. An Optimized Square Root Algorithm for Implementation in FPGA Hardware. TELKOMNIKA. 2010; 8(1): 1-8.
Synplicity, Synplify DSP User Guide, Synplicity Inc. California. April 2008.
Altera. Stratix II EP2S180 DSP Development Board. Reference Manual Version 1.0.0, Altera. August, 2005.
DOI: http://doi.org/10.12928/telkomnika.v10i1.761
Refbacks
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.
TELKOMNIKA Telecommunication, Computing, Electronics and Control
ISSN: 1693-6930, e-ISSN: 2302-9293
Universitas Ahmad Dahlan, 4th Campus
Jl. Ringroad Selatan, Kragilan, Tamanan, Banguntapan, Bantul, Yogyakarta, Indonesia 55191
Phone: +62 (274) 563515, 511830, 379418, 371120
Fax: +62 274 564604