Design of 15 level reduced switches inverter topology using multicarrier sinusoidal pulse width modulation

Selvabharathi Devadoss, Palanisamy Ramasamy, Amit Amit, Aditya Agarwal, Saptarshi Gupta

Abstract


In this proposed paper, multicarrier sinusoidal pulse width modulation (M-SPWM) method is implemented for design of 15 level reduced switches inverter topology. This inverter topology generates 15 level output-voltage with suitable switching pulse production using M-SPWM and altered level of voltages are attained with distinction of modulation index. The split inductor is used to diminish the harmonic content and flatted output current. This type of system which contains different range of different range of voltage supplies. As a result, this inverter reduces the difficulty in gating time calculation and there is no neutral point fluctuation issue. This paper illuminates the modes of switching and minimization of stress in voltage and harmonic diminution are examined. The grades of the projected multilevel inverter (MLI) system are verified using Matlab/Simulink and dsPIC controller respectively

Keywords


coupled inductor; DC-AC converter; M-SPWM; multilevel inverter; switch level ratio; total harmonic distortion;

Full Text:

PDF


DOI: http://doi.org/10.12928/telkomnika.v21i1.24263

Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.

TELKOMNIKA Telecommunication, Computing, Electronics and Control
ISSN: 1693-6930, e-ISSN: 2302-9293
Universitas Ahmad Dahlan, 4th Campus
Jl. Ringroad Selatan, Kragilan, Tamanan, Banguntapan, Bantul, Yogyakarta, Indonesia 55191
Phone: +62 (274) 563515, 511830, 379418, 371120
Fax: +62 274 564604

View TELKOMNIKA Stats